- 您现在的位置：买卖IC网 > PDF目录7463 > SFPA4096Q1BO2TO-I-DT-223-STD (Swissbit NA Inc)FLASH SSD SMART UDMA 2.5" 4GB PDF资料下载
参数资料
| 型号： | SFPA4096Q1BO2TO-I-DT-223-STD |
| 厂商： | Swissbit NA Inc |
| 文件页数： | 23/76页 |
| 文件大小： | 0K |
| 描述： | FLASH SSD SMART UDMA 2.5" 4GB |
| 视频文件： | Swissbit Manufacturing Overview |
| RoHS指令信息： | Environment Protection Declaration |
| 标准包装： | 4 |
| 系列： | P-120 |
| 存储容量： | 4GB |
| 存储器类型： | FLASH |
| 其它名称： | 1052-1024 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
Figure 6: Ultra DMA Data-In Burst Device Termination Timing
Notes: The definitions for the STOP, HDMARDY, and DSTROBE signal lines are no longer in effect after DMARQ
and DMACK are negated.
6.3.2.4.5 Host Terminating an Ultra DMA Data-In Burst
The host terminates an Ultra DMA Data-In burst by following the steps lettered below. The timing
diagram is shown in Figure 7: Ultra DMA Data-In Burst Host Termination Timing. The timing
parameters are specified in Table 22: Ultra DMA Data Burst Timing Requirements and are
The following steps shall occur in the order they are listed unless otherwise specifically allowed:
a) The host shall not initiate Ultra DMA burst termination until at least one data word of an Ultra DMA
burst has been transferred.
b) The host shall initiate Ultra DMA burst termination by negating -HDMARDY. The host shall continue
to negate -HDMARDY until the Ultra DMA burst is terminated.
c) The device shall stop generating DSTROBE edges within t RFS of the host negating -HDMARDY
d) If the host negates -HDMARDY within t SR after the device has generated a DSTROBE edge, then the
host shall be prepared to receive zero or one additional data words. If the host negates
HDMARDYgreater than t SR after the device has generated a DSTROBE edge, then the host shall be
prepared to receive zero, one or two additional data words. The additional data words are a result
of cable round trip delay and t RFS timing for the device.
e) The host shall assert STOP no sooner than t RP after negating -HDMARDY. The host shall not negate
STOP again until after the Ultra DMA burst is terminated.
f)
The device shall negate DMARQ within t LI after the host has asserted STOP. The device shall not assert
DMARQ again until after the Ultra DMA burst is terminated.
g) If DSTROBE is negated, the device shall assert DSTROBE within t LI after the host has asserted STOP. No
data shall be transferred during this assertion. The host shall ignore this transition on DSTROBE.
DSTROBE shall remain asserted until the Ultra DMA burst is terminated.
h) The device shall release D[15:00] no later than t AZ after negating DMARQ.
i) The host shall drive DD D[15:00] no sooner than t ZAH after the device has negated DMARQ. For this
step, the host may first drive D[15:00] with the result of its CRC calculation (see 6.3.2.5 ).
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
P-120_data_sheet_PA-QxBO_Rev100.doc
Page 23 of 76
相关PDF资料 |
PDF描述 |
|---|---|
| 3-1437667-3 | CONN BARRIER BLK DL 10CIRC .325 |
| SFSA4096Q1BR4TO-I-MS-216-STD | FLASH SSD UDMA IND 2.5" 4GB |
| 3-1437667-1 | CONN BARRIER STRIP DL 8CIRC .325 |
| SFSA4096Q1BR4TO-I-MS-226-STD | FLASH SLC UDMA/MDMA/PIO 4GB |
| SFPA2048Q1BO2TO-I-MS-223-STD | FLASH SSD SMART UDMA 2.5" 2GB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SFPA4096Q1BO2TO-I-DT-243-STD | 制造商:SWISSBIT NA INC 功能描述:FLASH |
| SFPA-53 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Schottky Barrier Diodes |
| SFPA-63 | 制造商:SANKEN 制造商全称:Sanken electric 功能描述:Schottky Barrier Diodes (Surface Mount) 30V |
| SFPA-73 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Schottky Barrier Diodes |
| SFPA8192Q1BO2TO-C-QT-243-STD | 制造商:SWISSBIT NA INC 功能描述:FLASH |
发布紧急采购，3分钟左右您将得到回复。