- 您现在的位置：买卖IC网 > PDF目录7463 > SFPA4096Q1BO2TO-I-DT-223-STD (Swissbit NA Inc)FLASH SSD SMART UDMA 2.5" 4GB PDF资料下载
参数资料
| 型号： | SFPA4096Q1BO2TO-I-DT-223-STD |
| 厂商： | Swissbit NA Inc |
| 文件页数： | 32/76页 |
| 文件大小： | 0K |
| 描述： | FLASH SSD SMART UDMA 2.5" 4GB |
| 视频文件： | Swissbit Manufacturing Overview |
| RoHS指令信息： | Environment Protection Declaration |
| 标准包装： | 4 |
| 系列： | P-120 |
| 存储容量： | 4GB |
| 存储器类型： | FLASH |
| 其它名称： | 1052-1024 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
7 Software interface
The following section describes the hardware registers used by the host software to issue commands to the
Drive.
7.1 ATA Drive Register Set Definition and Protocol
The drive can be used as a high performance I/O device through:
Standard PC-AT disk I/O address spaces
o
o
1F0h-1F7h, 3F6h-3F7h (primary);
170h-177h, 376h-377h (secondary)
7.2 True IDE Mode Addressing
Table 27 : True IDE Mode I/O Decoding
- CS1
1
1
1
1
1
1
1
1
1
0
- CS0
0
1
0
0
0
0
0
0
0
1
A2
0
X
0
0
0
1
1
1
1
1
A1
0
X
0
1
1
0
0
1
1
1
A0
0
X
1
0
1
0
1
0
1
0
-DMACK
1
0
1
1
1
1
1
1
1
1
- IORD=0
PIO RD Data
DMA RD Data
Error Register
Sector Count
Sector No.
Cylinder Low
Cylinder High
Select Card/Head
Status
Alt Status
- IOWR=0
PIO WR Data
DMA WR Data
Features
Sector Count
Sector No.
Cylinder Low
Cylinder High
Select Card/Head
Command
Control Register
7.3 Data Register
The Data register is located at address 1F0h [170h], offset 0h, 8h, and 9h.
The Data Register is a 16 bit register used to transfer data blocks between the Drive data buffer and the
Host. This register overlaps the Error Register. Table 28 describes the combinations of Data register access
and explain the overlapped Data and Error/Feature Registers. Because of the overlapped registers, access to
the 1F1h, 171h or offset 1 are not defined for Word (-CS1 and – CS0 set to ‘0’) operations, and are treated as
accesses to the Word Data Register. The duplicated registers at offsets 8, 9 and Dh have no restrictions on
the operations that can be performed.
Table 28: Data Register Access (True IDE mode)
Data Register
PIO Word Data Register
DMA Word Data Register
PIO Byte Data Register (Selected Using Set
-CS1
1
1
1
-CS0
0
1
0
A0
0
X
0
-DMACK
1
0
1
Offset
0h
X
0h
Data Bus
D15 to D0
D15 to D0
D7 to D0
Features Command)
7.4 Error Register
The Error register is a read-only register, located at address 1F1h [171h], offset 1h, 0Dh.
This read only register contains additional information about the source of an error when an error is
indicated in bit 0 of the Status register. The bits are defined in Table 29 This register is accessed on data bits
D15 to D8 during a write operation to offset 0 with – CS1 Low and – CS0 High.
7.4.1 Bit 7 (BBK)
This bit is set when a Bad Block is detected.
7.4.2 Bit 6 (UNC)
This bit is set when an Uncorrectable Error is encountered.
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
P-120_data_sheet_PA-QxBO_Rev100.doc
Page 32 of 76
相关PDF资料 |
PDF描述 |
|---|---|
| 3-1437667-3 | CONN BARRIER BLK DL 10CIRC .325 |
| SFSA4096Q1BR4TO-I-MS-216-STD | FLASH SSD UDMA IND 2.5" 4GB |
| 3-1437667-1 | CONN BARRIER STRIP DL 8CIRC .325 |
| SFSA4096Q1BR4TO-I-MS-226-STD | FLASH SLC UDMA/MDMA/PIO 4GB |
| SFPA2048Q1BO2TO-I-MS-223-STD | FLASH SSD SMART UDMA 2.5" 2GB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SFPA4096Q1BO2TO-I-DT-243-STD | 制造商:SWISSBIT NA INC 功能描述:FLASH |
| SFPA-53 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Schottky Barrier Diodes |
| SFPA-63 | 制造商:SANKEN 制造商全称:Sanken electric 功能描述:Schottky Barrier Diodes (Surface Mount) 30V |
| SFPA-73 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Schottky Barrier Diodes |
| SFPA8192Q1BO2TO-C-QT-243-STD | 制造商:SWISSBIT NA INC 功能描述:FLASH |
发布紧急采购，3分钟左右您将得到回复。