参数资料
型号: SI5315A-C-GMR
厂商: Silicon Laboratories Inc
文件页数: 24/54页
文件大小: 0K
描述: IC CLK MULT 8KHZ-644.53MHZ 36QFN
应用说明: SI5315/17 Crystal Selection AppNote
标准包装: 250
系列: DSPLL®
类型: 时钟/频率倍增器,抖动衰减器,多路复用器
PLL:
主要目的: 以太网,SONET/SDH/PDH,电信
输入: CML,CMOS,LVDS,LVPECL
输出: CML,CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 2:2
差分 - 输入:输出: 是/是
频率 - 最大: 644.53MHz
电源电压: 1.71 V ~ 3.63 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 36-VFQFN 裸露焊盘
供应商设备封装: 36-QFN(6x6)
包装: 带卷 (TR)
Si5315
30
Rev. 1.0
5.2.5. Hitless Switching with Phase Build-Out
Silicon Laboratories switching technology performs "phase build-out" to minimize the propagation of phase
transients to the clock outputs during input clock switching. All switching between input clocks occurs within the
input multiplexor and phase detector circuitry. The phase detector circuitry continually monitors the phase
difference between each input clock and the DSPLL output clock, fOSC. The phase detector circuitry can lock to a
clock signal at a specified phase offset relative to fOSC so that the phase offset is maintained by the PLL circuitry.
At the time a clock switch occurs, the phase detector circuitry knows both the input-to-output phase relationship for
the original input clock and for the new input clock. The phase detector circuitry locks to the new input clock at the
new clock's phase offset so that the phase of the output clock is not disturbed. The phase difference between the
two input clocks is absorbed in the phase detector's offset value, rather than being propagated to the clock output.
The switching technology virtually eliminates the output clock phase transients traditionally associated with clock
rearrangement (input clock switching). The Maximum Time Interval Error (MTIE) and maximum slope for clock
output phase transients during clock switching are given in (Table 3, “AC Characteristics”). These values fall
significantly below the limits specified in the ITU-T G.8262, Telcordia GR-1244-CORE, and GR-253-CORE
requirements.
5.3. Input Clock Control
This section describes the clock selection capabilities (manual input selection, automatic input selection, hitless
switching, and revertive switching). When switching between two clocks, LOL may temporarily go high if the two
clocks differ in frequency by more than 100 ppm.
5.3.1. Manual Clock Selection
Manual control of input clock selection is chosen via the CS_CA pin according to Table 11 and Table 12.
5.3.2. Automatic Clock Selection
The AUTOSEL input pin sets the input clock selection mode as shown in Table 11. Automatic switching is either
revertive or non-revertive. Setting AUTOSEL to M or H, changes the CS_CA pin to an output pin that indicates the
state of the automatic clock selection.
Table 11. Automatic/Manual Clock Selection
AUTOSEL
Clock Selection Mode
L
Manual
M
Automatic non-revertive
H
Automatic revertive
Table 12. Manual Input Clock Selection, AUTOSEL = L
CS_CA
Si5315
AUTOSEL = L
0CKIN1
1CKIN2
Table 13. Clock Active Indicators, AUTOSEL = M or H
CS_CA
Active Clock
0CKIN1
1CKIN2
相关PDF资料
PDF描述
VE-2NT-MY-S CONVERTER MOD DC/DC 6.5V 50W
VE-B3W-IU CONVERTER MOD DC/DC 5.5V 200W
VE-B3T-IU CONVERTER MOD DC/DC 6.5V 200W
VE-2NR-MY-S CONVERTER MOD DC/DC 7.5V 50W
VE-B3P-IU CONVERTER MOD DC/DC 13.8V 200W
相关代理商/技术参数
参数描述
Si5315B-C-GM 功能描述:时钟发生器及支持产品 Pin-Prgrmmbl SyncE Clck Mlt/Jttr Attntr RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
SI5315B-C-GMR 功能描述:时钟发生器及支持产品 Pin-Ctrl SyncE Clk Xplier/Jitt Attn 2/2 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
SI5315-C 制造商:AUK 制造商全称:AUK corp 功能描述:IRED
SI5315-C(B) 制造商:AUK 制造商全称:AUK corp 功能描述:IRED
SI5315-C_1 制造商:AUK 制造商全称:AUK corp 功能描述:IRED