- 您现在的位置：买卖IC网 > PDF目录8983 > SI5338Q-A-GM (Silicon Laboratories Inc)IC CLK GEN I2C BUS PROG 24QFN PDF资料下载
参数资料
| 型号： | SI5338Q-A-GM |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 19/44页 |
| 文件大小： | 0K |
| 描述： | IC CLK GEN I2C BUS PROG 24QFN |
| 标准包装： | 490 |
| 系列： | MultiSynth™ |
| 类型： | * |
| PLL： | 是 |
| 输入： | CML，HCSL，HSCL，LVDS，LVPECL，晶体 |
| 输出： | CMOS，HCSL. HSTL. LVDS. LVPECL. SSTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:4 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 200MHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 1.71 V ~ 3.63 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-VFQFN 裸露焊盘 |
| 供应商设备封装： | 24-QFN（4x4） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Si5338
26
Rev. 1.3
3.9. Reset Options
There are two types of resets on the Si5338, POR and
soft reset. A POR reset automatically occurs whenever
the supply voltage on the VDD is applied.
The soft reset is forced by writing 0x02 to register 246.
This bit is not self-clearing, and thus it may read back as
a 1 or a 0. A soft reset will not download any pre-
programmed NVM and will not change any register
values in RAM.
The soft reset performs the following sequence:
1. All outputs turn off except if programmed to be
always on.
2. Internal calibrations are done and MultiSynths are
initialized.
a. Outputs that are synchronous are phase
aligned (if Rn = 1).
3. 25 ms is allowed for the PLL to lock (no delay occurs
when FCAL_OVRD_EN = 1).
4. Turn on all outputs that were turned off in step 1.
3.10. Features of the Si5338
The Si5338 offers several features and functions that
are useful in many timing applications. The following
paragraphs describe in detail the main features and
typical applications. All of these features can be easily
configured using the ClockBuilder Desktop. See "3.1.1.
3.10.1. Frequency Increment/Decrement
Each
of
the
output
clock
frequencies
can
be
independently stepped up or down in predefined steps
as low as 1 ppm per step and with a resolution of
1 ppm. Setting of the step size and control of the
frequency increment or decrement is accomplished
through the I2C interface. Alternatively, the Si5338 can
be ordered with optional frequency increment (FINC)
and
frequency
decrement
(FDEC)
pins
for
pin-
controlled applications. Note that FINC and FDEC pins
only affect CLK0. Frequency increment and decrement
of all other channels must be performed by I2C writes to
the appropriate registers. See Table 17 on page 36 for
ordering information of pin-controlled devices. When
phase is decremented, the MultiSynth output clock edge
will happen sooner which will create a single half cycle
that is shorter than expected for the MultiSynth output
clock frequency. Care must be taken to insure that a
single phase decrement does not produce a half cycle
that is less than 4/fvco or an unwanted glitch in the
MultiSynth output may occur.
The frequency increment and decrement feature is
useful
in
applications
requiring
a
variable
clock
frequency (e.g., CPU speed control, FIFO overflow
management, etc.) or in applications where frequency
margining (e.g., fout ±5%) is necessary for design
verification
and
manufacturing
test.
Frequency
increment or decrement can be applied as fast as
1.5 MHz when it is done by pin control. When under I2C
control, the frequency increment and decrement update
rate is limited by the I2C bus speed. The magnitude of
the frequency step has 0 ppm error. Frequency steps
are seamless and glitchless.
If a frequency increment/decrement command causes
the
MultiSynth
output
frequency
to
exceed
the
maximum/minimum limits, then a glitch on the output is
likely to occur. The max frequency of a MultiSynth
output that is using frequency increment/decrement is
Fvco/8, and the minimum frequency is 5 MHz.
3.10.2. Output Phase Increment/Decrement
The Si5338 has a digitally-controlled glitchless phase
increment and decrement feature that allows adjusting
the phase of each output clock in relation to the other
output clocks. The phase of each output clock can be
adjusted with an accuracy of 20 ps over a range of
±45 ns. Setting of the step size and control of the phase
increment or decrement is accomplished through the
I2C interface. Alternatively, the Si5338 can be ordered
with optional phase increment (PINC) and phase
decrement (PDEC) pins for pin-controlled applications.
In pin controlled applications the phase increment and
decrement update rate is as fast as 1.5 MHz. In I2C
applications, the maximum update rate is limited by the
of pin-controlled devices. When phase is decremented,
the MultiSynth output clock edge will happen sooner,
which will create a single half cycle that is shorter than
expected for the MultiSynth output clock frequency.
Care must be taken to insure that a single phase
decrement does not produce a half cycle that is less
than 4/fvco or an unwanted glitch in the MultiSynth
output may occur.
The phase increment and decrement feature provides a
useful method for fine tuning setup and hold timing
margins or adjusting for mismatched PCB trace lengths.
3.10.3. Programmable Initial Phase Offset
Each output clock can be set for its initial phase offset
up to ±45 ns. In order for the initial phase offset to be
applied correctly at power up, the VDDOx output supply
voltage must cross 1.2 V before the VDD (pins 7,24)
core power supply voltage crosses 1.45 V. This applies
to the each driver output individually. A soft_reset will
also guarantee that the programmed Initial Phase Offset
is applied correctly. The initial phase offset only works
on outputs that have their R divider set to 1.
相关PDF资料 |
PDF描述 |
|---|---|
| AD5323BRUZ | IC DAC 12BIT DUAL R-R 16-TSSOP |
| SI5338M-A-GM | IC CLK GEN I2C BUS PROG 24QFN |
| AD5453YRMZ | IC DAC 14BIT MULTIPLYING 8-MSOP |
| ICS843156AKILFT | IC CLK GENERATOR 32VFQFP |
| VI-B0P-MY-F4 | CONVERTER MOD DC/DC 13.8V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5338Q-A-GMR | 功能描述:时钟发生器及支持产品 I2C Program Clk Gen 0.16-200MHz 4Clk In RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| Si5338Q-Axxxxx-GM | 制造商:Silicon Laboratories Inc 功能描述: |
| SI5338Q-B02153-GM | 制造商:Silicon Laboratories Inc 功能描述: 制造商:Silicon Laboratories Inc 功能描述:IC CLK GEN I2C BUS PROG 24QFN |
| Si5338Q-B-GM | 功能描述:时钟发生器及支持产品 I2C-prgrmmbl clock generatr .16-200 MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| Si5338Q-B-GMR | 功能描述:时钟发生器及支持产品 I2C Program Clk Gen 0.16-200MHz 4Clk In RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。