- 您现在的位置：买卖IC网 > PDF目录2108 > SI5364-H-BL (Silicon Laboratories Inc)IC CLK MULT SONET/SDH 99-PBGA PDF资料下载
参数资料
| 型号： | SI5364-H-BL |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 10/38页 |
| 文件大小： | 0K |
| 描述： | IC CLK MULT SONET/SDH 99-PBGA |
| 标准包装： | 168 |
| 系列： | DSPLL® |
| 类型： | 时钟发生器，扇出缓冲器（分配） |
| PLL： | 是 |
| 输入： | 时钟 |
| 输出： | CML |
| 电路数： | 1 |
| 比率 - 输入:输出： | 3:4 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 675MHz |
| 除法器/乘法器： | 无/是 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -20°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 99-LBGA |
| 供应商设备封装： | 99-BGA（11x11） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
Si5364
18
Rev. 2.5
(tPT_MTIE) is the steady-state offset between pre-
switching and post-switching output phases. This
specification applies to both the manual and automatic
switch modes. The clock output phase step slope (Mpt)
is defined as the rate of change of the output clock
phase during transition. Its magnitude depends on the
setting of the BWSEL[1:0] pins and whether the
switching
is
triggered
manually
by
users
or
automatically by Si5364 due to the changed input
clocks. The maximum transient phase deviation
(tPT_MTIE_MAX) only applies to an automatic switch and
is defined as the maximum transient phase disturbance
on the output clock. This transient only occurs in the
automatic mode due to the delay between the actual
loss of the clock and when the LOS detection circuitry
detects the loss. During the delay, the phase detector
measures the phase change of the “lost” clock, and the
DSPLL moves the output clock’s phase accordingly.
When the LOS circuitry flags the loss of the clock,
Si5364 switches the reference to the alternate clock.
Since the internal phase monitor circuitry preserves the
phase difference before the event (loss of the original
clock), the output phase is restored, and no excessive
phase deviation is present.
Figure 10. Phase Transient Specification
2.5.2. Automatic Switching
The Si5364 provides automatic and manual control over
which input clock drives the DSPLL. Automatic
switching is selected when the AUTOSEL input is high.
Automatic switching is either revertive (return to the
default input after alarm conditions clear) or non-
revertive (remain with selected input until an alarm
condition exists on the selected input).
The prioritization of clock inputs for automatic switching
is CLKA, followed by CLKB, REF/CLKIN_F, and finally,
digital hold mode. Automatic switching mode defaults to
CLKIN_A at powerup, reset, or when in revertive mode
with no alarms present on CLKIN_A. If a LOS or FOS
alarm occurs on CLKIN_A and there are no active
alarms on CLKIN_B, the device switches to CLKIN_B. If
both CLKIN-A and CLKIN_B are alarmed and REF/
CLKIN_F is present and alarm-free, the device switches
to REF/CLKN_F. If no REF/CLKIN_F is present and
CLKIN_A and CLKIN_B are alarmed, the internal
oscillator digitally holds its last value. If automatic mode
is selected and DSBLFOS is active, automatic switching
is not initiated in response to FOS alarms.
2.5.3. Revertive/Non-Revertive Switching
In automatic switching mode, an alarm condition on the
selected input clock causes an automatic switch to the
highest priority non-alarmed input available. Automatic
switching is revertive or non-revertive, depending on the
state of the RVRT input. In revertive mode, if an alarm
condition on the currently-selected input clock causes a
switch to a lower priority input clock, the Si5364
switches to the original clock input when the alarm
condition is cleared. In revertive mode, the highest
priority reference source that is valid is selected as the
DSPLL input. In non-revertive mode, the current clock
selection remains as long as the selected clock is valid
even if alarms are cleared on a higher priority clock.
Figure 11 provides state diagrams for revertive mode
switching and for non-revertive mode switching.
m
PT
Loss of Clock
t
PT_MTIE_MAX
t
PT_MTIE
Auto
m
PT
Manual
t
PT_MTIE
Manual
Switch
相关PDF资料 |
PDF描述 |
|---|---|
| SI5365-C-GQ | IC CLOCK MULTIPLIER PROG 100TQFP |
| SI5366-C-GQ | IC CLOCK MULTIPLIER PREC 100TQFP |
| SI5367A-C-GQ | IC CLOCK MULTIPLIER PROG 100TQFP |
| SI5368A-C-GQ | IC CLK MULTIPLIER ATTEN 100TQFP |
| SI5369A-C-GQ | IC CLK MULT JITTER ATTEN 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| Si5364-H-BLR | 功能描述:时钟发生器及支持产品 SONET/SDH Precision 19MHz 155MHz 622MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| Si5364-H-GL | 功能描述:时钟发生器及支持产品 SONET/SDH Prcsn Port Card Clock Multiplr RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| Si5364-H-GLR | 功能描述:时钟发生器及支持产品 SONET/SDH Precision 19MHz 155MHz 622MHz RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| SI5365 | 制造商:SILABS 制造商全称:SILABS 功能描述:PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER |
| Si5365/66-EVB | 功能描述:时钟和定时器开发工具 Si5365/Si5366 EVAL BOARD RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。