参数资料
型号: SPAK56F826BU80
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 数字信号处理
英文描述: 16-BIT, 80 MHz, OTHER DSP, PQFP100
封装: LQFP-100
文件页数: 3/53页
文件大小: 829K
代理商: SPAK56F826BU80
Signals and Package Information
MOTOROLA
DSP56F826 Preliminary Technical Data
11
TA0-0
(GPIOF0)
91
Input/Output
TA0–3—Timer F Channels 0, 1, 2, and 3
Port F GPIO—These four General Purpose I/O (GPIO) pins can be
individually programmed as input or output.
After reset, the default state is Quad Timer.
TA0-1
(GPIOF1)
90
TA0-2
(GPIOF2)
89
TA0-3
(GPIOF3)
88
TCK
100
Input
Test Clock Input—This input pin provides a gated clock to
synchronize the test logic and shift serial data to the JTAG/OnCE
port. The pin is connected internally to a pull-down resistor.
TMS
1
Input
Test Mode Select Input—This input pin is used to sequence the
JTAG TAP controller’s state machine. It is sampled on the rising edge
of TCK and has an on-chip pull-up resistor.
TDI
2
Input
Test Data Input—This input pin provides a serial input data stream to
the JTAG/OnCE port. It is sampled on the rising edge of TCK and has
an on-chip pull-up resistor.
TDO
3
Output
Test Data Output—This tri-statable output pin provides a serial
output data stream from the JTAG/OnCE port. It is driven in the Shift-
IR and Shift-DR controller states, and changes on the falling edge of
TCK.
TRST
4
Input
Test Reset—As an input, a low signal on this pin provides a reset
signal to the JTAG TAP controller. To ensure complete hardware
reset, TRST should be asserted whenever RESET is asserted. The
only exception occurs in a debugging environment when a hardware
DSP reset is required and it is necessary not to reset the JTAG/OnCE
module. In this case, assert RESET, but do not assert TRST.
DE
98
Output
Debug Event—DE provides a low pulse on recognized debug events.
TCS
99
Input/Output
TCS—This pin is reserved for factory use. It must be tied to VSS for
normal use. In block diagrams, this pin is considered an additional
VSS.
Table 3. DSP56F826 Signal and Package Information for the 100 Pin LQFP
Signal
Name
Pin No.
Type
Description
相关PDF资料
PDF描述
SPAK56F8346FV60 16-BIT, 240 MHz, OTHER DSP, PQFP144
SPAKMC332ACFV10 32-BIT, MICROCONTROLLER, PQFP144
SPAKXC16Z1MFC16 16-BIT, 16.78 MHz, MICROCONTROLLER, PQFP132
SPAKXC16Z1VFC20 16-BIT, 20 MHz, MICROCONTROLLER, PQFP132
SPAKXC16Z1MFV20 16-BIT, 20 MHz, MICROCONTROLLER, PQFP144
相关代理商/技术参数
参数描述
SPAKDSP303AG100 功能描述:数字信号处理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
SPAKDSP303GC100 制造商:Motorola Inc 功能描述:
SPAKDSP303VF100 功能描述:IC DSP 24BIT 100MHZ 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:DSP563xx 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
SPAKDSP303VL100 功能描述:IC DSP 24BIT 100MHZ 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:DSP563xx 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
SPAKDSP311VF150 功能描述:IC DSP 24BIT 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:DSP56K/Symphony 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA