参数资料
型号: SPAKD56366PV120
厂商: MOTOROLA INC
元件分类: 数字信号处理
英文描述: 24-BIT, 120 MHz, OTHER DSP, PQFP144
封装: TQFP-144
文件页数: 81/147页
文件大小: 2156K
代理商: SPAKD56366PV120
Specifications
Reset, Stop, Mode Select, and Interrupt Timing
MOTOROLA
DSP56366 Advance Information
2-9
RESET, STOP, MODE SELECT, AND INTERRUPT TIMING
Table 2-7 Reset, Stop, Mode Select, and Interrupt Timing6
No.
Characteristics
Expression
Min
Max
Unit
8
Delay from RESET assertion to all pins at reset value3
26.0
ns
9
Required RESET duration4
Power on, external clock generator, PLL disabled
50
× ETC
416.7
ns
Power on, external clock generator, PLL enabled
1000
× ETC
8.3
s
During normal operation
2.5
× TC
20.8
ns
10
Delay from asynchronous RESET deassertion to first
external address output (internal reset deassertion)5
Minimum
3.25
× TC + 2.0
29.1
ns
Maximum
20.25 TC + 7.50
176.2
ns
13
Mode select setup time
30.0
ns
14
Mode select hold time
0.0
ns
15
Minimum edge-triggered interrupt request assertion width
5.5
ns
16
Minimum edge-triggered interrupt request deassertion
width
5.5
ns
17
Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to
external memory access address out valid
Caused by first interrupt instruction fetch
4.25
× TC + 2.0
37.4
ns
Caused by first interrupt instruction execution
7.25
× TC + 2.0
62.4
ns
18
Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to
general-purpose transfer output valid caused by first
interrupt instruction execution
10
× TC + 5.0
88.3
ns
19
Delay from address output valid caused by first interrupt
instruction execute to interrupt request deassertion for
level sensitive fast interrupts1
3.75
× TC + WS × TC – 10.94
Note 7
ns
20
Delay from RD assertion to interrupt request deassertion
for level sensitive fast interrupts1
3.25
× TC + WS × TC – 10.94
Note 7
ns
21
Delay from WR assertion to interrupt request deassertion
for level sensitive fast interrupts1
ns
DRAM for all WS
(WS + 3.5)
× TC – 10.94
Note 7
SRAM WS = 1
(WS + 3.5)
× TC – 10.94
Note 7
SRAM WS = 2, 3
(WS + 3)
× TC – 10.94
Note 7
SRAM WS
≥ 4
(WS + 2.5)
× TC – 10.94
Note 7
24
Duration for IRQA assertion to recover from Stop state
4.9
相关PDF资料
PDF描述
SPB3 RECTANGULAR CONNECTOR
SPB4 RECTANGULAR CONNECTOR
SPB5 RECTANGULAR CONNECTOR
SPBH5 RECTANGULAR CONNECTOR
SPD16A1002AL13 Thin Film Resistor Network Isolated and Bussed Circuits RoHS compliant available
相关代理商/技术参数
参数描述
SPAKDSP303AG100 功能描述:数字信号处理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
SPAKDSP303GC100 制造商:Motorola Inc 功能描述:
SPAKDSP303VF100 功能描述:IC DSP 24BIT 100MHZ 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:DSP563xx 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
SPAKDSP303VL100 功能描述:IC DSP 24BIT 100MHZ 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:DSP563xx 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
SPAKDSP311VF150 功能描述:IC DSP 24BIT 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:DSP56K/Symphony 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA