- 您现在的位置：买卖IC网 > PDF目录4254 > SST25VF010A-33-4I-ZAE (Microchip Technology)IC FLASH SER 1MB 33MHZ SPI 8CSP PDF资料下载
参数资料
| 型号： | SST25VF010A-33-4I-ZAE |
| 厂商： | Microchip Technology |
| 文件页数： | 15/28页 |
| 文件大小： | 0K |
| 描述： | IC FLASH SER 1MB 33MHZ SPI 8CSP |
| 标准包装： | 3,000 |
| 系列： | SST25 |
| 格式 - 存储器： | 闪存 |
| 存储器类型： | FLASH |
| 存储容量： | 1M (128K x 8) |
| 速度： | 33MHz |
| 接口： | SPI 串行 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-UFBGA，CSPBGA |
| 供应商设备封装： | 8-CSP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
1 Mbit SPI Serial Flash
A Microchip Technology Company
SST25VF010A
Data Sheet
Chip-Erase
The Chip-Erase instruction clears all bits in the device to FFH. A Chip-Erase instruction will be ignored
if any of the memory area is protected. Prior to any Write operation, the Write-Enable (WREN) instruction
must be executed. CE# must remain active low for the duration of the Chip-Erase instruction sequence.
The Chip-Erase instruction is initiated by executing an 8-bit command, 60H or C7H. CE# must be driven
high before the instruction is executed. The user may poll the Busy bit in the software status register or wait
T CE for the completion of the internal self-timed Chip-Erase cycle. See Figure 10 for the Chip-Erase
sequence.
CE#
MODE 3
0 1 2 3 4 5 6 7
SCK
SI
SO
MODE 0
60 or C7
MSB
HIGH IMPEDANCE
1265 F10.0
Figure 10: Chip-Erase Sequence
Read-Status-Register (RDSR)
The Read-Status-Register (RDSR) instruction allows reading of the status register. The status register
may be read at any time even during a Write (Program/Erase) operation. When a Write operation is in
progress, the Busy bit may be checked before sending any new commands to assure that the new
commands are properly received by the device. CE# must be driven low before the RDSR instruction is
entered and remain low until the status data is read. Read-Status-Register is continuous with ongoing
clock cycles until it is terminated by a low to high transition of the CE#. See Figure 11 for the RDSR
instruction sequence.
CE#
MODE 3
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
SCK
MODE 0
SI
MSB
05
SO
HIGH IMPEDANCE
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
MSB
Status
1265 F11.0
Register Out
Figure 11: Read-Status-Register (RDSR) Sequence
?2011 Silicon Storage Technology, Inc.
15
S725081A
10/11
相关PDF资料 |
PDF描述 |
|---|---|
| 2-829261-2 | CONN D-SUB HD FEMALE SCREW LOCK |
| RCB110DHAN | CONN EDGECARD 220PS R/A .050 DIP |
| 24LC128T-E/MS | IC EEPROM 128KBIT 400KHZ 8MSOP |
| 24LC128-E/MS | IC EEPROM 128KBIT 400KHZ 8MSOP |
| 25LC640AT-E/MNY | IC EEPROM 64KBIT 10MHZ 8TDFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SST25VF016B | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:16 Mbit SPI Serial Flash |
| SST25VF016B_10 | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:16 Mbit SPI Serial Flash |
| SST25VF016B_11 | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:16 Mbit SPI Serial Flash |
| SST25VF016B_13 | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:16 Mbit SPI Serial Flash |
| SST25VF016B-25-4C-UA | 制造商:Microchip Technology Inc 功能描述:2.7V TO 3.6V 16MBIT SPI SERIAL FLASH - Gel-pak, waffle pack, wafer, diced wafer on film |
发布紧急采购，3分钟左右您将得到回复。