- 您现在的位置：买卖IC网 > PDF目录4254 > SST25VF010A-33-4I-ZAE (Microchip Technology)IC FLASH SER 1MB 33MHZ SPI 8CSP PDF资料下载
参数资料
| 型号： | SST25VF010A-33-4I-ZAE |
| 厂商： | Microchip Technology |
| 文件页数： | 6/28页 |
| 文件大小： | 0K |
| 描述： | IC FLASH SER 1MB 33MHZ SPI 8CSP |
| 标准包装： | 3,000 |
| 系列： | SST25 |
| 格式 - 存储器： | 闪存 |
| 存储器类型： | FLASH |
| 存储容量： | 1M (128K x 8) |
| 速度： | 33MHz |
| 接口： | SPI 串行 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-UFBGA，CSPBGA |
| 供应商设备封装： | 8-CSP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
1 Mbit SPI Serial Flash
A Microchip Technology Company
SST25VF010A
Data Sheet
Hold Operation
HOLD# pin is used to pause a serial sequence underway with the SPI flash memory without resetting
the clocking sequence. To activate the HOLD# mode, CE# must be in active low state. The HOLD#
mode begins when the SCK active low state coincides with the falling edge of the HOLD# signal. The
HOLD mode ends when the HOLD# signal’s rising edge coincides with the SCK active low state.
If the falling edge of the HOLD# signal does not coincide with the SCK active low state, then the device
enters Hold mode when the SCK next reaches the active low state. Similarly, if the rising edge of the
HOLD# signal does not coincide with the SCK active low state, then the device exits in Hold mode
when the SCK next reaches the active low state. See Figure 3 for Hold Condition waveform.
Once the device enters Hold mode, SO will be in high-impedance state while SI and SCK can be V IL or V IH .
If CE# is driven active high during a Hold condition, it resets the internal logic of the device. As long as
HOLD# signal is low, the memory remains in the Hold condition. To resume communication with the
device, HOLD# must be driven active high, and CE# must be driven active low. See Figure 18 for Hold
timing.
SCK
HOLD#
Active
Hold
Active
Hold
Active
1265 F03.0
Figure 3: Hold Condition Waveform
Write Protection
The SST25VF010A provides software Write protection. The Write Protect pin (WP#) enables or dis-
ables the lock-down function of the status register. The Block-Protection bits (BP1, BP0, and BPL) in
the status register provide Write protection to the memory array and the status register. See Table 5 for
Block-Protection description.
Write Protect Pin (WP#)
The Write Protect (WP#) pin enables the lock-down function of the BPL bit (bit 7) in the status register.
When WP# is driven low, the execution of the Write-Status-Register (WRSR) instruction is determined
by the value of the BPL bit (see Table 3). When WP# is high, the lock-down function of the BPL bit is
disabled.
Table 3: Conditions to execute Write-Status-Register (WRSR) Instruction
WP#
L
L
H
BPL
1
0
X
Execute WRSR Instruction
Not Allowed
Allowed
Allowed
T3.0 25081
?2011 Silicon Storage Technology, Inc.
6
S725081A
10/11
相关PDF资料 |
PDF描述 |
|---|---|
| 2-829261-2 | CONN D-SUB HD FEMALE SCREW LOCK |
| RCB110DHAN | CONN EDGECARD 220PS R/A .050 DIP |
| 24LC128T-E/MS | IC EEPROM 128KBIT 400KHZ 8MSOP |
| 24LC128-E/MS | IC EEPROM 128KBIT 400KHZ 8MSOP |
| 25LC640AT-E/MNY | IC EEPROM 64KBIT 10MHZ 8TDFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SST25VF016B | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:16 Mbit SPI Serial Flash |
| SST25VF016B_10 | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:16 Mbit SPI Serial Flash |
| SST25VF016B_11 | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:16 Mbit SPI Serial Flash |
| SST25VF016B_13 | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:16 Mbit SPI Serial Flash |
| SST25VF016B-25-4C-UA | 制造商:Microchip Technology Inc 功能描述:2.7V TO 3.6V 16MBIT SPI SERIAL FLASH - Gel-pak, waffle pack, wafer, diced wafer on film |
发布紧急采购，3分钟左右您将得到回复。