参数资料
型号: SST25WF512-40-5I-SAF
厂商: Microchip Technology
文件页数: 7/36页
文件大小: 0K
描述: IC FLASH SER 512K 40MH SPI 8SOIC
标准包装: 100
系列: SST25
格式 - 存储器: 闪存
存储器类型: FLASH
存储容量: 512K (64K x 8)
速度: 40MHz
接口: SPI 串行
电源电压: 1.65 V ~ 1.95 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOIC
包装: 管件
512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit 1.8V SPI Serial Flash
A Microchip Technology Company
SST25WF512 / SST25WF010 / SST25WF020 / SST25WF040
Data Sheet
Hold
The Hold operation enables the hold pin functionality of the RST#/HOLD# pin. Once set to hold pin
mode, the RST#/HOLD# pin continues functioning as a hold pin until the device is powered off and
then powered on. After a power-off and power-on, the pin functionality returns to a reset pin (RST#)
mode. See “Enable-Hold (EHLD)” on page 22 for detailed timing of the Hold instruction.
In the hold mode, serial sequences underway with the SPI Flash memory are paused without resetting
the clocking sequence. To activate the HOLD# mode, CE# must be in active low state. The HOLD#
mode begins when the SCK active low state coincides with the falling edge of the HOLD# signal. The
Hold mode ends when the rising edge of the HOLD# signal coincides with the SCK active low state. If
the falling edge of the HOLD# signal does not coincide with the SCK active low state, then the device
enters Hold mode when the SCK next reaches the active low state. Similarly, if the rising edge of the
HOLD# signal does not coincide with the SCK active low state, then the device exits Hold mode when
the SCK next reaches the active low state. See Figure 5 for Hold Condition waveform.
Once the device enters Hold mode, SO will be in high-impedance state while SI and SCK can be V IL or V IH.
If CE# is driven active high during a Hold condition, the device returns to standby mode. The device
can then be re-initiated with the command sequences listed in Tables 9 and 10. As long as HOLD# sig-
nal is low, the memory remains in the Hold condition. To resume communication with the device,
HOLD# must be driven active high, and CE# must be driven active low. See Figure 5 for Hold timing.
SCK
HOLD#
Active
Hold
Active
Hold
Active
1328 Fx5.0
Figure 5: Hold Condition Waveform
Write Protection
SST25WF512/010/020/040 provide software Write protection. The Write Protect pin (WP#) enables or
disables the lock-down function of the status register. The Block-Protection bits (BP2, BP1, BP0, and
BPL) in the status register provide Write protection to the memory array and the status register. See
Table 5 for the Block-Protection description.
Write Protect Pin (WP#)
The Write Protect (WP#) pin enables the lock-down function of the BPL bit (bit 7) in the status register.
When WP# is driven low, the execution of the Write-Status-Register (WRSR) instruction is determined by
the value of the BPL bit (see Table 3). When WP# is high, the lock-down function of the BPL bit is disabled.
Table 3: Conditions to execute Write-Status-Register (WRSR) Instruction
WP#
L
L
H
BPL
1
0
X
Execute WRSR Instruction
Not Allowed
Allowed
Allowed
T3.0 25016
?2011 Silicon Storage Technology, Inc.
7
DS25016A
06/11
相关PDF资料
PDF描述
XA6SLX45T-2FGG484Q IC FPGA SPARTAN 6 484FGGBGA
25LC160T/SN IC EEPROM 16KBIT 2MHZ 8SOIC
25LC160T-I/SN IC EEPROM 16KBIT 2MHZ 8SOIC
208101-9 CONN LATCHBLOCK FRONT DB9-37
25C160T/SN IC EEPROM 16KBIT 3MHZ 8SOIC
相关代理商/技术参数
参数描述
SST2602 制造商:SECOS 制造商全称:SeCoS Halbleitertechnologie GmbH 功能描述:N-Channel Enhancement Mode Power Mos.FET
SST2603 制造商:SECOS 制造商全称:SeCoS Halbleitertechnologie GmbH 功能描述:P-Channel Enhancement Mode Power Mos.FET
SST2604 制造商:SECOS 制造商全称:SeCoS Halbleitertechnologie GmbH 功能描述:N-Channel Enhancement Mode Power Mos.FET
SST2604_10 制造商:SECOS 制造商全称:SeCoS Halbleitertechnologie GmbH 功能描述:N-Channel Enhancement Mode Power Mos.FET
SST2605 制造商:SECOS 制造商全称:SeCoS Halbleitertechnologie GmbH 功能描述:P-Channel Enhancement Mode Power Mos.FET