参数资料
型号: ST72652C4T1/XXX
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, MICROCONTROLLER, PQFP48
封装: 7 X 7 MM, ROHS COMPLIANT, TQFP-48
文件页数: 146/161页
文件大小: 2656K
代理商: ST72652C4T1/XXX
ST72651AR6
85/161
Doc ID 7215 Rev 4
16-BIT TIMER (Cont’d)
CONTROL REGISTER 2 (TCR2)
Read/Write
Reset Value: 0000 0000 (00h)
Bit 7 = OC1E Output Compare 1 Pin Enable.
This bit is used only to output the signal from the
timer on the OCMP1 pin (OLV1 in Output Com-
pare mode). Whatever the value of the OC1E bit,
the internal Output Compare 1 function of the timer
remains active.
0: OCMP1 pin alternate function disabled (I/O pin
free for general-purpose I/O).
1: OCMP1 pin alternate function enabled.
Bit 6 = OC2E Output Compare 2 Pin Enable.
This bit is used only to output the signal from the
timer on the OCMP2 pin (OLV2 in Output Com-
pare mode). Whatever the value of the OC2E bit,
the internal Output Compare 2 function of the timer
remains active.
0: OCMP2 pin alternate function disabled (I/O pin
free for general-purpose I/O).
1: OCMP2 pin alternate function enabled.
Bits 5:4 = Reserved, forced by hardware to 0.
Bits 3:2 = CC[1:0] Clock Control.
The timer clock mode depends on these bits:
Table 27. Clock Control Bits
Bits 1:0 = Reserved, forced by hardware to 0.
STATUS REGISTER (TSR)
Read Only
Reset Value: 0000 0000 (00h)
The three least significant bits are not used.
Bit 7 = Reserved, forced by hardware to 0.
Bit 6 = OCF1 Output Compare Flag 1.
0: No match (reset value).
1: The content of the free running counter has
matched the content of the OC1R register. To
clear this bit, first read the SR register, then read
or write the low byte of the OC1R (OC1LR) reg-
ister.
Bit 5 = TOF Timer Overflow Flag.
0: No timer overflow (reset value).
1: The free running counter rolled over from FFFFh
to 0000h. To clear this bit, first read the SR reg-
ister, then read or write the low byte of the CR
(CLR) register.
Note: Reading or writing the ACLR register does
not clear TOF.
Bit 4 = Reserved, forced by hardware to 0.
Bit 3 = OCF2 Output Compare Flag 2.
0: No match (reset value).
1: The content of the free running counter has
matched the content of the OC2R register. To
clear this bit, first read the SR register, then read
or write the low byte of the OC2R (OC2LR) reg-
ister.
Bits 2:0 = Reserved, forced by hardware to 0.
70
OC1E OC2E
0
CC1 CC0
0
Timer Clock
CC1
CC0
fCPU / 4
0
fCPU / 2
0
1
fCPU / 8
1
0
Reserved
1
70
0OCF1
TOF
0OCF2
0
相关PDF资料
PDF描述
ST7267R8T1L/XXX 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP64
ST7267C8T1/XXX 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48
ST72774S9T1/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44
ST72E734J6D0 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42
ST72T774S9T1 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
ST7265X-EVAL/MS 制造商:STMicroelectronics 功能描述:ST6 EVAL BD - Bulk
ST7265X-EVAL/PFD 制造商:STMicroelectronics 功能描述:USB FLASH EVAL - Bulk
ST7266 制造商:6940 功能描述:ST7266
ST7267C8T1L 制造商:STMicroelectronics 功能描述:
ST72681/R12 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays