参数资料
型号: SW-QUARTUS-SE-FIX
厂商: Altera
文件页数: 121/136页
文件大小: 0K
描述: QUARTUS II ANNUAL SUBSCRIPTION
应用说明: Software Licensing App Note
产品培训模块: Quartus II Design Software
标准包装: 1
类型: 设计软件
适用于相关产品: Altera 设备
产品目录页面: 605 (CN2011-ZH PDF)
其它名称: 544-1247
FIXEDPC
C HAPTER 8: EDA T OOL S UPPORT
T IMING A NALYSIS WITH EDA T OOLS
In the Quartus II software, the information for specific device architecture
entities and megafunctions is located in post-routing atom-based timing
simulation libraries. The timing simulation library files differ based on
device family and whether you are using Verilog Output Files or VHDL
Output Files. For VHDL designs, Altera provides VHDL Component
Declaration files for designs with Altera-specific megafunctions.
f
For Information About
Functional Simulation libraries
included with the Quartus II software
Performing simulation using the
Refer To
“Altera Functional Simulation Libraries” in
Quartus II Help
Mentor Graphics ModelSim Support chapter
ModelSim or ModelSim-Altera software in volume 3 of the Quartus II Handbook
Performing simulation with the VCS
software
Performing simulation with the
Cadence Incisive Enterprise Simulator
software
Performing simulation with the Aldec
Active-HDL software
Performing simulation of Altera IP with
EDA tools
Synopsys VCS and VCS-MX Support chapter
in volume 3 of the Quartus II Handbook
Cadence NC-Sim Support chapter in
volume 3 of the Quartus II Handbook
Aldec Active HDL Support chapter in
volume 3 of the Quartus II Handbook
Simulating Altera IP in Third-Party
Simulation Tools chapter in volume 3 of the
Quartus II Handbook
Timing Analysis with EDA Tools
The Quartus II software supports timing analysis and minimum timing
analysis with the Synopsys PrimeTime software on Linux and board-level
timing analysis with the Mentor Graphics Tau board-level verification tools.
To generate the necessary output files for performing timing analysis in
EDA timing analysis tools, specify the appropriate timing analysis tool in
the Timing Analysis and Board-Level pages under EDA Tool Settings in
the Settings dialog box, and then perform a full compilation.
You can also generate the files by pointing to Start on the Processing menu,
and then clicking Start EDA Netlist Writer after an initial compilation. If
you are using the NativeLink feature, you can also run a timing analysis
after an initial compilation by clicking Run EDA Timing Analysis Tool on
the Tools menu.
112
I NTRODUCTION TO THE Q UARTUS II S OFTWARE
A LTERA C ORPORATION
相关PDF资料
PDF描述
SW-QUARTUS-SE-FLT SUBSCRIPTION FLOATALL REPL
SW006012 C COMPILER FOR DSPIC30F FAMILY
SW006013 C COMPILER MPLAB FOR DSPIC DSC
SW006015 C COMPILER MPLAB C32
SW300003-EVAL LIBRARY SOFT MODEM-EVAL ONLY
相关代理商/技术参数
参数描述
SW-QUARTUS-SE-FLT 功能描述:开发软件 FLOATING LICENSE FOR QUARTUS II RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
SWR 制造商:RUBYCON 制造商全称:RUBYCON CORPORATION 功能描述:METALLIZED POLYESTER FILM CAPACITORS
SWR-1 制造商:Sunhayato 功能描述:
SWR100MD 功能描述:基准电压& 基准电流 Sine Wave Ref. Custom RoHS:否 制造商:STMicroelectronics 产品:Voltage References 拓扑结构:Shunt References 参考类型:Programmable 输出电压:1.24 V to 18 V 初始准确度:0.25 % 平均温度系数(典型值):100 PPM / C 串联 VREF - 输入电压(最大值): 串联 VREF - 输入电压(最小值): 分流电流(最大值):60 mA 最大工作温度:+ 125 C 封装 / 箱体:SOT-23-3L 封装:Reel
SWR-10-12 制造商:Raxxess 功能描述:Wall Mount 10RU Hinged Rack with 12" Usable Depth