参数资料
| 型号： | SY89230UMG |
| 厂商： | Micrel Inc |
| 文件页数： | 1/15页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK DIVIDER LVPECL 16-MLF |
| 标准包装： | 100 |
| 系列： | Precision Edge® |
| 类型： | 时钟除法器 |
| PLL： | 无 |
| 输入： | CML，LVDS，PECL |
| 输出： | LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 3.2GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 2.375 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-VFQFN 裸露焊盘，16-MLF? |
| 供应商设备封装： | 16-MLF?（3x3） |
| 包装： | 管件 |
| 产品目录页面： | 1090 (CN2011-ZH PDF) |
| 其它名称： | 576-2112-5 576-2112-5-ND 576-2964-5 |
SY89230U
3.2GHz Precision, LVPECL
÷3, ÷5 Clock
Divider
Precision Edge is a registered trademark of Micrel, Inc.
Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1 (408) 944-0800 fax + 1 (408) 474-1000 http://www.micrel.com
November 2007
M9999-110507-A
hbwhelp@micrel.com or (408) 955-1690
General Description
The SY89230U is a precision, low jitter 3.2GHz
÷3,
÷5 clock divider with a LVPECL output. The
differential input includes Micrel’s unique, 3-pin
internal termination architecture that allows the input
to interface to any differential signal (AC- or DC-
coupled) as small as 100mV (200mVPP) without any
level shifting or termination resistor networks in the
signal
path.
The
outputs
are
800mV,
100K-
compatible
LVPECL
with
fast
rise/fall
times
guaranteed to be less than 200ps.
The SY89230U operates from a 2.5V ±5% or 3.3V
±10% supply and is guaranteed over the full
industrial temperature range of –40°C to +85°C. The
SY89230U is part of Micrel’s high-speed, Precision
Edge
product line.
All support documentation can be found on Micrel’s
web site at: www.micrel.com.
Block Diagram
Precision Edge
Features
Accepts a high-speed input and provides a precision
÷3 and ÷5 sub-rate, LVPECL output
Guaranteed AC performance over temperature and
supply voltage:
–
DC-to >3.2GHz throughput
– < 850ps Propagation Delay (In-to-Q)
– < 200ps Rise/Fall times
Ultra-low jitter design:
– <1psRMS random jitter
– <1psRMS cycle-to-cycle jitter
– <10psPP total jitter (clock)
– <0.7psRMS MUX crosstalk induced jitter
Unique patented internal termination and VT pin
accepts DC- and AC-coupled inputs (CML, PECL,
LVDS)
Wide input voltage range V
CC to GND
800mV LVPECL output
45% to 55% Duty Cycle (÷ 3)
47% to 53% Duty Cycle (÷ 5)
2.5V ±5% or 3.3V ±10% supply voltage
-40°C to +85°C industrial temperature range
Available in 16-pin (3mm x 3mm) QFN package
Applications
Fail-safe clock protection
Markets
LAN/WAN
Enterprise servers
ATE
Test and measurement
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JTN-MZ-S | CONVERTER MOD DC/DC 18.5V 25W |
| SY89545LMG TR | IC MUX 4:1 LVDS DIFF 3.3V 32-MLF |
| SY10EL34LZG | IC CLK GEN /2/4/8 3.3/5V 16-SOIC |
| ADF4156BRUZ | IC PLL FRAC-N FREQ SYNTH 16TSSOP |
| ADF4156BCPZ | IC PLL FRAC-N FREQ SYNTH 20LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SY89230UMG TR | 功能描述:时钟驱动器及分配 Divide-by-3 and 5 LVPECL Clock Divider with Internal Termination and FSI (3.2GHz) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| SY89230UMGTR | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3.2GHz Precision, LVPECL ÷3, ÷5 Clock Divider |
| SY89231U | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:1GHz Precision, LVPECL ±3, ±5 Clock Divider with Fail-Safe Input and Internal Termination |
| SY89231UMG | 功能描述:时钟驱动器及分配 Divide-by-3 and 5 LVDS Clock Divider with Internal Termination and FSI (3.2GHz) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| SY89231UMG TR | 功能描述:时钟驱动器及分配 Divide-by-3 and 5 LVDS Clock Divider with Internal Termination and FSI (3.2GHz) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。