参数资料
| 型号： | SY89230UMG |
| 厂商： | Micrel Inc |
| 文件页数： | 5/15页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK DIVIDER LVPECL 16-MLF |
| 标准包装： | 100 |
| 系列： | Precision Edge® |
| 类型： | 时钟除法器 |
| PLL： | 无 |
| 输入： | CML，LVDS，PECL |
| 输出： | LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 3.2GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 2.375 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-VFQFN 裸露焊盘，16-MLF? |
| 供应商设备封装： | 16-MLF?（3x3） |
| 包装： | 管件 |
| 产品目录页面： | 1090 (CN2011-ZH PDF) |
| 其它名称： | 576-2112-5 576-2112-5-ND 576-2964-5 |
CobraNet Hardware User’s Manual
Pinout and Signal Descriptions
DS651UM23
Copyright 2005 Cirrus Logic, Inc.
13
Version 2.3
4.2.3 Synchronous Serial (Audio) Signals
The synchronous serial interfaces are used to bring digital audio into and out of the
system. Typically the synchronous serial is wired to ADCs and/or DACs. Detailed timing
and format is described in "Digital Audio Interface" on page 19.
4.2.4 Audio Clock Signals
See "Synchronization" on page 17 for an overview of synchronization modes and issues.
*An external multiplexor controlled by this pin is required for full MCLK_IN and MCLK out
implementation.
Signal
Description
Direction
CM-2
Pin #
CS1810xx/
CS4961xx Pin #
Notes
DAO1_SCLK
Audio Bit Clock
Out
J3:A7
20
Synchronous serial bit clock.
64 FS for CS18100x & CS49610x (2x1 channel)
64 FS for CS18101x & CS49611x (2x4
channels)
128 FS for CS18102x & CS49612x (4x4
channels)
Typically tied to DAI1_SCLK.
DAO1_DATA[3:0]
Audio Output
Data
Out
J3:A18,
B18
15-17, 19
Output synchronous serial audio data
DAO1_DATA[3:1] not used for CS18100x &
CS49610x.
DAI1_DATA[3:0]
Audio Input Data
In
J3:
A[15:12]
131, 132, 134, 135
Input synchronous serial audio data
DAI1_DATA[3:1] not used for CS18100x &
CS49610x.
DAI1_SCLK
Audio Bit Clock
In
J4:A7
137
Should be tied to DAO1_SCLK.
Synchronous serial bit clock.
Signal
Description
Direction
CM-2
Pin #
CS1810xx/
CS4961xx Pin #
Notes
DAI1_LRCLK
Sample clock
input
In
138
Should be tied to DAO1_LRCLK for all devices.
DAO1_LRCLK
(FS1)
Sample clock
output
Out
J3:A3
22
FS1 (word clock) for CS18100x/CS49610x and
CS18101x/CS49611x.
DAO2_LRCLK
(FS1)
Sample clock
output
Out
J3:A3
14
FS1 (word clock) for CS18102x & CS49612x.
REFCLK_IN
Reference clock
In
J3:A6
97
Clock input for synchronizing network to an
external clock source, for redundancy control
and synchronization of FS divider chain to
external source. See "Synchronization" on
page 17 for more detail.
MCLK_IN
Master audio
clock input
In
J3:A5
8*
For systems featuring multiple CobraNet
interfaces operating off a common master
clock. See "Synchronization" on page 17 for
more detail.
MCLK_OUT
Master audio
clock output
Out
J3:A4
8*
Low jitter 24.576 MHz master audio clock.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JTN-MZ-S | CONVERTER MOD DC/DC 18.5V 25W |
| SY89545LMG TR | IC MUX 4:1 LVDS DIFF 3.3V 32-MLF |
| SY10EL34LZG | IC CLK GEN /2/4/8 3.3/5V 16-SOIC |
| ADF4156BRUZ | IC PLL FRAC-N FREQ SYNTH 16TSSOP |
| ADF4156BCPZ | IC PLL FRAC-N FREQ SYNTH 20LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SY89230UMG TR | 功能描述:时钟驱动器及分配 Divide-by-3 and 5 LVPECL Clock Divider with Internal Termination and FSI (3.2GHz) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| SY89230UMGTR | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3.2GHz Precision, LVPECL ÷3, ÷5 Clock Divider |
| SY89231U | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:1GHz Precision, LVPECL ±3, ±5 Clock Divider with Fail-Safe Input and Internal Termination |
| SY89231UMG | 功能描述:时钟驱动器及分配 Divide-by-3 and 5 LVDS Clock Divider with Internal Termination and FSI (3.2GHz) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| SY89231UMG TR | 功能描述:时钟驱动器及分配 Divide-by-3 and 5 LVDS Clock Divider with Internal Termination and FSI (3.2GHz) RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。