- 您现在的位置：买卖IC网 > PDF目录85413 > TDA8960HB (NXP SEMICONDUCTORS) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF资料下载
参数资料
| 型号： | TDA8960HB |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封装： | PLASTIC, SOT-319, QFP-64 |
| 文件页数： | 5/36页 |
| 文件大小： | 203K |
| 代理商： | TDA8960HB |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
1999 Jun 14
13
Philips Semiconductors
Preliminary specication
ATSC 8-VSB demodulator and decoder
TDA8960
Transport stream interface
The transport stream interface provides an output of 8-bit
parallel MPEG-2 transport packets at a data rate of
5.38 Mbytes/s.
IMPLEMENTATION
The transport interface consists of a FIFO, which has two
tasks:
1. Removal of the field sync segment from the generation
of output data
2. Increase of the data rate of the de-randomizer from
2.69 to 5.38 MHz.
Basically the 208 bytes of a field segment (187 data bytes,
20 error correcting bytes and one segment sync byte) are
distributed over the remaining 312 data segments.
The FIFO has a depth of two data segments. As the output
data rate is 5.38 MHz we have to distribute 416 bytes, or
two field sync data segments over 312 data segments.
Every MPEG-2 transport packet corresponding to a data
segment gets a delay equal to one 5.38 MHz clock cycle.
Further, every third MPEG-2 transport packet gets an
extra delay of one 5.38 MHz transport packet.
EXTERNAL INTERFACE
The transport stream consists of four signals and one data
bus as shown in Table 4.
Table 4
Transport stream interface
FUNCTIONAL DESCRIPTION
The timing of the transport stream interface signals is shown in Fig.5.
NAME
FUNCTION
DATACLK
output clock
DATAVALID
valid demodulator output data or one valid MPEG transport packet
DATA[7 to 0]
output data stream (8-bit wide output bus)
SOP
indicates the start of a packet. It goes HIGH at the start of a packet and remains HIGH
during the rst byte of the packet, the so called sync byte
ERROR
a transport packet error indicator, which is HIGH for each 188 byte transport packet in
which the Reed Solomon decoder found more errors than it could correct
Fig.5 Timing diagram of the transport interface (normal mode).
handbook, full pagewidth
MGR604
MPEG-2
sync byte
DATACLK
DATAVALID
DATA7 to DATA0
SOP
ERROR
185.9 ns
188 bytes/34.9
s
188 bytes/34.9
s
77.5
s
00H
sync
相关PDF资料 |
PDF描述 |
|---|---|
| TDA8315T/N3 | COLOR SIGNAL DECODER, PDSO24 |
| TDA8315TD-G | COLOR SIGNAL DECODER, PDSO24 |
| TA8601BN | SPECIALTY CONSUMER CIRCUIT, PDIP36 |
| TA8631N | SPECIALTY CONSUMER CIRCUIT, PDIP30 |
| TDA6405ATS/C1 | VIDEO TUNER, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TDA8961 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:ATSC/NTSC digital TV front-end chipset |
| TDA8980 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:ATSC/NTSC digital TV front-end chipset |
| TDA9032 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:tda9032 |
| TDA9045 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:VIDEO PROCESSOR AND INPUT SELECTOR |
| TDA9102 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:H/V PROCESSOR FOR TTL V.D.U |
发布紧急采购，3分钟左右您将得到回复。