- 您现在的位置：买卖IC网 > PDF目录384968 > TE28F016B3T120 (INTEL CORP) SMART 3 ADVANCED BOOT BLOCK BYTE-WIDE PDF资料下载
参数资料
| 型号： | TE28F016B3T120 |
| 厂商： | INTEL CORP |
| 元件分类： | DRAM |
| 英文描述： | SMART 3 ADVANCED BOOT BLOCK BYTE-WIDE |
| 中文描述： | 2M X 8 FLASH 3V PROM, 120 ns, PDSO40 |
| 封装： | 10 X 20 MM, TSOP-40 |
| 文件页数： | 15/49页 |
| 文件大小： | 408K |
| 代理商： | TE28F016B3T120 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
E
3.1.1
SMART 3 ADVANCED BOOT BLOCK
–BYTE-WIDE
15
PRELIMINARY
READ
The flash memory has three read modes available:
read array, read identifier, and read status. These
modes are accessible independent of the V
voltage. The appropriate read mode command must
be issued to the CUI to enter the corresponding
mode. Upon initial device power-up or after exit
from
deep
power-down
automatically defaults to read array mode.
mode,
the
device
CE# and OE# must be driven active to obtain data
at the outputs. CE# is the device selection control;
when active it enables the flash memory device.
OE# is the data output (DQ
0
–DQ
7
) control and it
drives the selected memory data onto the I/O bus.
For all read modes, WE# and RP# must be at V
IH
.
Figure 14 illustrates a read cycle.
3.1.2
OUTPUT DISABLE
With OE# at a logic-high level (V
), the device
outputs are disabled. Output pins DQ
0
–DQ
7
are
placed in a high-impedance state.
3.1.3
STANDBY
Deselecting the device by bringing CE# to a logic-
high level (V
) places the device in standby mode,
which
substantially
reduces
consumption. In standby, outputs DQ
0
–DQ
7
are
placed in a high-impedance state independent of
OE#. If deselected during program or erase
operation, the device continues to consume active
power until the program or erase operation is
complete.
device
power
3.1.4
DEEP POWER-DOWN/RESET
RP# at V
IL
initiates the deep power-down mode,
sometimes referred to as reset mode.
From read mode, RP# going low for time t
PLPH
accomplishes the following:
1.
deselects the memory
2.
places output drivers in a high-impedance
state
After return from power-down, a time t
PHQV
is
required until the initial memory access outputs are
valid. A delay
(t
PHWL
or t
PHEL
) is required after
return from power-down before a write sequence
can be initiated. After this wake-up interval, normal
operation is restored. The CUI resets to read array
mode, and the status register is set to 80H (ready).
If RP# is taken low for time t
PLPH
during a program
or erase operation, the operation will be aborted
and the memory contents at the aborted location
are no longer valid. After returning from an aborted
operation, time t
PHQV
or t
PHWL
/t
PHEL
must be met
before a read or write operation is initiated
respectively.
3.1.5
WRITE
A write is any command that alters the contents of
the memory array. There are two write commands:
Program (40H) and Erase (20H). Writing either of
these commands to the internal Command User
Interface (CUI) initiates a sequence of internally-
timed functions that culminate in the completion of
the requested task (unless that operation is aborted
by either RP# being driven to V
IL
for of t
PLRH
or an
appropriate suspend command).
The Command User Interface does not occupy an
addressable memory location. Instead, commands
are
written
into
the
microprocessor write timings when WE# and CE#
are low, OE# = V
IH
, and the proper address and
data (command) are presented. The command is
latched on the rising edge of the first WE# or CE#
pulse, whichever occurs first. Figure 15 illustrates a
write operation.
CUI
using
standard
Device operations are selected by writing specific
commands into the CUI. Table 4 defines the
available commands. Appendix B provides detailed
information on moving between the different modes
of operation.
3.2
Modes of Operation
The flash memory has three read modes and two
write modes. The read modes are read array, read
identifier, and read status. The write modes are
program and block erase. Three additional mode
(erase suspend to program, erase suspend to read
and program suspend to read) are available only
during suspended operations. These modes are
相关PDF资料 |
PDF描述 |
|---|---|
| TE28F016B3T150 | SMART 3 ADVANCED BOOT BLOCK BYTE-WIDE |
| TEA0652 | MONOLITHISCHE STEREO IS |
| TEA0654 | MONOLITHISCHE STEREO IS |
| TEA1017 | 13 BIT SERIES PARALLEL CONVERTER |
| TEA1060 | VERSATILE TELEPHONE TRANSMISSION CIRCUITS WITH DIALLER INTERFACE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TE28F016B3T150 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK BYTE-WIDE |
| TE28F016B3T90 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| TE28F016B3TA110 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| TE28F016B3TA90 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| TE28F016C3B110 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:3 VOLT ADVANCED+ BOOT BLOCK 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
发布紧急采购，3分钟左右您将得到回复。