参数资料
型号: TE28F016B3T120
厂商: INTEL CORP
元件分类: DRAM
英文描述: SMART 3 ADVANCED BOOT BLOCK BYTE-WIDE
中文描述: 2M X 8 FLASH 3V PROM, 120 ns, PDSO40
封装: 10 X 20 MM, TSOP-40
文件页数: 21/49页
文件大小: 408K
代理商: TE28F016B3T120
E
SMART 3 ADVANCED BOOT BLOCK
–BYTE-WIDE
21
PRELIMINARY
Table 7. Status Register Bit Definition
WSMS
ESS
ES
PS
VPPS
PSS
BLS
R
7
6
5
4
3
2
1
0
NOTES:
SR.7 WRITE STATE MACHINE STATUS
1 = Ready
0 = Busy
(WSMS)
Check Write State Machine bit first to determine
Byte Program or Block Erase completion, before
checking Program or Erase Status bits.
SR.6 = ERASE-SUSPEND STATUS (ESS)
1 = Erase Suspended
0 = Erase In Progress/Completed
When Erase Suspend is issued, WSM halts
execution and sets both WSMS and ESS bits to
“1.” ESS bit remains set to “1” until an Erase
Resume command is issued.
SR.5 = ERASE STATUS (ES)
1 = Error In Block Erasure
0 = Successful Block Erase
When this bit is set to
“1,” WSM has applied the
max. number of erase pulses to the block and is
still unable to verify successful block erasure.
SR.4 = PROGRAM STATUS (PS)
1 = Error in Byte Program
0 = Successful Byte Program
When this bit is set to “1,” WSM has attempted
but failed to program a byte.
SR.3 = V
PP
STATUS (VPPS)
1 = V
PP
Low Detect, Operation Abort
0 = V
PP
OK
The V
PP
Status bit does not provide continuous
indication of V
PP
level. The WSM interrogates V
PP
level only after the Program or Erase command
sequences have been entered, and informs the
system if V
PP
has not been switched on. The V
PP
is also checked before the operation is verified by
the WSM. The V
PP
Status bit is not guaranteed to
report accurate feedback between V
PPLK
and
V
PPH
.
SR.2 = PROGRAM SUSPEND STATUS (PSS)
1 = Program Suspended
0 = Program in Progress/Completed
When Program Suspend is issued, WSM halts
execution and sets both WSMS and PSS bits to
“1.” PSS bit remains set to “1” until a Program
Resume command is issued.
SR.1 = Block Lock Status
1 = Program/Erase attempted on locked
block; Operation aborted
0 = No operation to locked blocks
If a program or erase operation is attempted to
one of the locked blocks, this bit is set by the
WSM. The operation specified is aborted and the
device is returned to read status mode.
SR.0 = RESERVED FOR FUTURE
ENHANCEMENTS (R)
These bits are reserved for future use and should
be masked out when polling the Status Register.
相关PDF资料
PDF描述
TE28F016B3T150 SMART 3 ADVANCED BOOT BLOCK BYTE-WIDE
TEA0652 MONOLITHISCHE STEREO IS
TEA0654 MONOLITHISCHE STEREO IS
TEA1017 13 BIT SERIES PARALLEL CONVERTER
TEA1060 VERSATILE TELEPHONE TRANSMISSION CIRCUITS WITH DIALLER INTERFACE
相关代理商/技术参数
参数描述
TE28F016B3T150 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK BYTE-WIDE
TE28F016B3T90 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F016B3TA110 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F016B3TA90 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F016C3B110 制造商:INTEL 制造商全称:Intel Corporation 功能描述:3 VOLT ADVANCED+ BOOT BLOCK 8-, 16-, 32-MBIT FLASH MEMORY FAMILY