- 您现在的位置：买卖IC网 > PDF目录98252 > TLV320ADC3101IRGET320 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQCC24 PDF资料下载
参数资料
| 型号： | TLV320ADC3101IRGET320 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC24 |
| 封装： | 4 X 4 MM, GREEN, PLASTIC, VQFN-24 |
| 文件页数： | 11/83页 |
| 文件大小： | 1338K |
| 代理商： | TLV320ADC3101IRGET320 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
LD (n)
LD(n+1)
RD (n)
2
1
0
3
2
1
0
3
LEFT CHANNEL
RIGHT CHANNEL
LD(n) = nth Sample of Left-Channel Data
RD(n) = nth Sample of Right-Channel Data
WORD
CLOCK
BIT
CLOCK
DATA
n-1 n-2 n-3
Ch_Offset_1 = 0
RD(n)
RD(n+1)
2
1
0
3
2
1
0
3
LD(n)
RIGHT CHANNEL
LEFT CHANNEL
WORD
CLOCK
BIT
CLOCK
DATA
n-1 n-2 n-3
Ch_Offset_1 = 1
www.ti.com...................................................................................................................................... SLAS553A – NOVEMBER 2008 – REVISED SEPTEMBER 2009
Figure 19 shows the left-justified mode with Ch_Offset_1 = 0 and bit clock inverted.
Figure 19. Left-Justified Mode With Ch_Offset_1 = 0, Bit Clock Inverted
For left-justified mode, the number of bit clocks per frame should be greater than twice the programmed word
length of the data. Also, the programmed offset value should be less than the number of bit clocks per frame by
at least the programmed word length of the data.
When the time-slot-based channel assignment is disabled (page 0 / register 38, bit D0 = 0), the left and right
channels have the same offset Ch_Offset_1 (page 0 / register 28), and each edge of the word clock starts data
transfer for one of the two channels, depending on whether or not channel swapping is enabled. Data bits are
valid on the rising edges of the bit clock. With the time-slot-based channel assignment enabled (page 0 / register
38, bit D0 = 1), the left and right channels have independent offsets (Ch_Offset_1 and Ch_Offset_2). The rising
edge of the word clock starts data transfer for the first channel after a delay of its programmed offset
(Ch_Offset_1) for this channel. Data transfer for the second channel starts after a delay of its programmed offset
(Ch_Offset_2) from the LSB of the first-channel data. The falling edge of the word clock is not used.
With no channel swapping, the MSB of the left channel is valid on the (Ch_Offset_1 + 1)th rising edge of the bit
clock following the rising edge of the word clock. And, the MSB of the right channel is valid on the (Ch_Offset_1
+ 1)th rising edge of the bit clock following the falling edge of the word clock. The operation in this case, with
offset of 1, is shown in the timing diagram of Figure 18. Because channel swapping is not enabled, the
left-channel data is before the right-channel data. With channel swapping enabled, the MSB of the right channel
is valid on the (Ch_Offset_1 + 1)th rising edge of the bit clock following the rising edge of the word clock. And,
the MSB of the left channel is valid on the (Ch_Offset_1 + 1)th rising edge of the bit clock following the falling
edge of the word clock. The operation in this case, with offset of 1, is shown in the timing diagram of Figure 20.
As shown in the diagram, right-channel data of a frame is before that frame’s left-channel data, due to channel
swapping. Otherwise, the behavior is similar to the case where channel swapping is disabled. The MSB of the
right-channel data is valid on the second rising edge of the bit clock after the rising edge of the word clock, due
to an offset of 1. Similarly, the MSB of the left-channel data is valid on the second rising edge of the bit clock
after the falling edge of the word clock.
Figure 20. Left-Justified Mode With Ch_Offset_1 = 1, Channel Swapping Enabled
Copyright 2008–2009, Texas Instruments Incorporated
19
Product Folder Link(s) :TLV320ADC3101
相关PDF资料 |
PDF描述 |
|---|---|
| TLV320ADC3101IRGER | SPECIALTY CONSUMER CIRCUIT, PQCC24 |
| TLV320ADC3101IRGET | SPECIALTY CONSUMER CIRCUIT, PQCC24 |
| TLV320AIC10C | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV320AIC10I | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV320AIC10CPFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV320AIC10 | 制造商:TI 制造商全称:Texas Instruments 功能描述:General-Purpose 3V to 5.5V 16-bit 22-KSPS DSP CODEC |
| TLV320AIC10C | 制造商:TI 制造商全称:Texas Instruments 功能描述:General-Purpose 3V to 5.5V 16-bit 22-KSPS DSP CODEC |
| TLV320AIC10CGQER | 功能描述:接口—CODEC 16-Bit 22-KSPS DSP Codec RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC10CPFB | 功能描述:接口—CODEC 16-Bit 22-KSPS DSP Codec RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC10CPFBG4 | 功能描述:接口—CODEC 16-Bit Reg Trnscvr With 3-State Outputs RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。