- 您现在的位置：买卖IC网 > PDF目录98252 > TLV320ADC3101IRGET320 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQCC24 PDF资料下载
参数资料
| 型号： | TLV320ADC3101IRGET320 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC24 |
| 封装： | 4 X 4 MM, GREEN, PLASTIC, VQFN-24 |
| 文件页数： | 17/83页 |
| 文件大小： | 1338K |
| 代理商： | TLV320ADC3101IRGET320 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
AUDIO DATA CONVERTERS
AUDIO CLOCK GENERATION
SLAS553A – NOVEMBER 2008 – REVISED SEPTEMBER 2009...................................................................................................................................... www.ti.com
The TLV320ADC3101 supports the following standard audio sampling rates: 8 kHz, 11.025 kHz, 12 kHz, 16 kHz,
22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, and 96 kHz. The converters can also operate at
different sampling rates in various combinations, which are described further as follows.
The TLV320ADC3101 supports a wide range of options for generating clocks for the ADC section as well as the
digital interface section and the other control blocks, as shown in Figure 31. The clocks for the ADC require a
source reference clock. The clock can be provided on device pins MCLK and BCLK. The source reference clock
for the ADC section can be chosen by programming the ADC_CLKIN value on page 0 / register 4, bits D1–D0.
The ADC_CLKIN can then be routed through highly flexible clock dividers, shown in Figure 31, to generate
various clocks required for the ADC and programmable digital filter sections. In the event that the desired audio
or programmable digital filter clocks cannot be generated from the external reference clocks on MCLK and
BCLK, the TLV320ADC3101 also provides the option of using an on-chip PLL that supports a wide range of
fractional multiplication values to generate the required system clocks. Starting from ADC_CLKIN, the
TLV320ADC3101 provides for several programmable clock dividers to support a variety of sampling rates for the
ADC and the clocks for the programmable digital filter section.
The audio converters in fully programmable filter mode in the TLV320ADC3101 require an internal audio master
clock at a frequency of
≥ N × fS, where N = IADC (page 0 / register 21) when filter mode (page 0 / register 61)
equals zero; otherwise, N equals the instruction count from the ADC processing blocks (see Table 6). The
master clock is obtained from an external clock signal applied to the device.
The device can accept an MCLK input from 512 kHz to 50 MHz, which can then be passed through either a
programmable divider or a PLL to get the proper internal audio master clock required by the device. The BCLK
input can also be used to generate the internal audio master clock.
A primary concern is proper operation of the TLV320ADC3101 at various sample rates with the limited MCLK
frequencies available in the system. This device includes a programmable PLL to accommodate such situations.
The integrated PLL can generate audio clocks from a wide variety of possible MCLK inputs, with particular focus
paid to the standard MCLK rates already widely used.
When the PLL is enabled,
fS = (PLLCLK_IN × K × R) / (NADC×MADC×AOSR × P), where
P = 1, 2, 3,…, 8
R = 1, 2, …, 16
K = J.D
J = 1, 2, 3, …, 63
D = 0000, 0001, 0002, 0003, …, 9998, 9999
PLLCLK_IN can be MCLK or BCLK, selected by page 0 / register 4, bits D3–D2.
P, R, J, and D are register programmable. J is the integer portion of K (the numbers to the left of the decimal
point), whereas D is the fractional portion of K (the numbers to the right of the decimal point, assuming four digits
of precision).
Examples:
If K = 8.5, then J = 8, D = 5000
If K = 7.12, then J = 7, D = 1200
If K = 14.03, then J = 14, D = 0300
If K = 6.0004, then J = 6, D = 0004
When the PLL is enabled and D = 0000, the following conditions must be satisfied to meet specified
performance:
512 kHz
≤ (PLLCLK_IN / P) ≤ 20 MHz
80 MHz
≤ (PLLCLK _IN × K × R / P) ≤ 110 MHz
4
≤ J ≤ 55
When the PLL is enabled and D
≠ 0000, the following conditions must be satisfied to meet specified
performance:
24
Copyright 2008–2009, Texas Instruments Incorporated
Product Folder Link(s) :TLV320ADC3101
相关PDF资料 |
PDF描述 |
|---|---|
| TLV320ADC3101IRGER | SPECIALTY CONSUMER CIRCUIT, PQCC24 |
| TLV320ADC3101IRGET | SPECIALTY CONSUMER CIRCUIT, PQCC24 |
| TLV320AIC10C | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV320AIC10I | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV320AIC10CPFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV320AIC10 | 制造商:TI 制造商全称:Texas Instruments 功能描述:General-Purpose 3V to 5.5V 16-bit 22-KSPS DSP CODEC |
| TLV320AIC10C | 制造商:TI 制造商全称:Texas Instruments 功能描述:General-Purpose 3V to 5.5V 16-bit 22-KSPS DSP CODEC |
| TLV320AIC10CGQER | 功能描述:接口—CODEC 16-Bit 22-KSPS DSP Codec RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC10CPFB | 功能描述:接口—CODEC 16-Bit 22-KSPS DSP Codec RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC10CPFBG4 | 功能描述:接口—CODEC 16-Bit Reg Trnscvr With 3-State Outputs RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。