参数资料
型号: TPS65072TRSLRQ1
厂商: TEXAS INSTRUMENTS INC
元件分类: 电源管理
英文描述: POWER SUPPLY SUPPORT CKT, PQCC48
封装: 6 X 6 MM, 0.4 MM PITCH, PLASTIC, QFN-48
文件页数: 35/90页
文件大小: 1375K
代理商: TPS65072TRSLRQ1
TSX1
TSX2
TSY1
TSY2
RX1
RX2
R Y1
R Y2
R C
NMOS
TSREF
TGATE
TOINT BLOCK
STANDBY MODE
TGATE
22kW
TRESHOLD
DETECTOR
Dataline
stable;
datavalid
DATA
CLK
Change
ofdata
allowed
SLVSAP7 – JANUARY 2011
www.ti.com
Figure 38. Touch Screen Standby Mode
I2C Interface Specification:
Serial interface
The serial interface is compatible with the standard and fast mode I2C specifications, allowing transfers at up to
400kHz. The interface adds flexibility to the power supply solution, enabling most functions to be programmed to
new values depending on the instantaneous application requirements and charger status to be monitored. The
has a 7-Bit address: ‘1001000’, other addresses are available upon contact with the factory. Attempting to read
data from register addresses not listed in this section will result in 00h being read out. For normal data transfer,
SDAT is allowed to change only when SCLK is low. Changes when SCLK is high are reserved for indicating the
start and stop conditions. During data transfer, the data line must remain stable whenever the clock line is high.
There is one clock pulse per Bit of data. Each data transfer is initiated with a start condition and terminated with
a stop condition. When addressed, the device generates an acknowledge Bit after the reception of each byte.
The master device (microprocessor) must generate an extra clock pulse that is associated with the acknowledge
Bit. The device must pull down the SDAT line during the acknowledge clock pulse so that the SDAT line is a
stable low during the high period of the acknowledge clock pulse. The SDAT line is a stable low during the high
period of the acknowledge–related clock pulse. Setup and hold times must be taken into account. During read
operations, a master must signal the end of data to the slave by not generating an acknowledge Bit on the last
byte that was clocked out of the slave. In this case, the slave device must leave the data line high to enable the
master to generate the stop condition.
All registers are set to their default value by one of these conditions:
Voltage is below the UVLO threshold defined with registers <UVLO1>, <UVLO0>
PB_IN is asserted LOW for >15s (option)
Figure 39. Bit Transfer on the Serial Interface
40
Copyright 2011, Texas Instruments Incorporated
相关PDF资料
PDF描述
TC151B4217EOA723 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
TC151B2419EOA713 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
TC151A5721EOA723 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
TC151B1528EOA723 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
TC151B5830EOA723 0.25 A SWITCHING REGULATOR, 50 kHz SWITCHING FREQ-MAX, PDSO8
相关代理商/技术参数
参数描述
TPS650731EVM-430 功能描述:电源管理IC开发工具 TPS650731 Eval Mod RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
TPS650731RSLR 功能描述:PMIC 解决方案 5Ch Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel
TPS650731RSLT 功能描述:PMIC 解决方案 5Ch Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel
TPS650732EVM-430 功能描述:电源管理IC开发工具 TPS650732 Eval Mod RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
TPS650732RSLR 功能描述:PMIC 解决方案 5Ch Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel