参数资料
型号: TSC21020F-20SBSL1
英文描述: IC CYCLONE III FPGA 40K 484UBGA
中文描述: 数字信号处理器| 32位|的CMOS | RAD数据通信硬| QFL | 256PIN |陶瓷
文件页数: 11/51页
文件大小: 763K
代理商: TSC21020F-20SBSL1
11
TSC21020F
4153F
AERO
06/03
Pin Descriptions
This section describes the pins of the TSC21020F. When groups of pins are identified
with subscripts, e.g. PMD
47-0
, the highest numbered pin is the MSB (in this case,
PMD
47
). Inputs identified as synchronous (S) must meet timing requirements with
respect to CLKIN (or with respect to TCK for TMS, TDI, and TRST). Those that are
asynchronous (A) can be asserted asynchronously to CLKIN.
Note:
O = Output; I = Input; S = Synchronous; A = Asynchronous; P = Power Supply; G =
Ground.
Pin Name
Type
Function
PMA
23-0
O
Program Memory Address. The TSC21020F outputs an address in
program memory on these pins.
PMD
47-0
I/O
Program Memory Data. The TSC21020F inputs and outputs data and
instructions on these pins. 32-bit fixed-point data and 32-bit single-
precision floating-point data is transferred over bits 47-16 of the PMD
bus.
PMS
1-0
O
Program Memory Select lines. These pins are asserted as chip selects
for the corresponding banks of program memory. Memory banks must
be defined in the memory control registers. These pins are decoded
program memory address lines and provide an early indication of a
possible bus cycle.
PMRD
O
Program Memory Read strobe. This pin is asserted when the
TSC21020F reads from program memory.
PMWR
O
Program Memory Write strobe. This pin is asserted when the
TSC21020F writes to program memory.
PMACK
I/S
Program Memory Acknowledge. An external device de-asserts this
input to add wait states to a memory access.
PMPAGE
O
Program Memory Page Boundary. The TSC21020F asserts this pin to
signal that a program memory page boundary has been crossed.
Memory pages must be defined in the memory control registers.
PMTS
I/S
Program Memory Three-State Control. PMTS places the program
memory address, data, selects, and strobes in a high-impedance state.
If PMTS is asserted while a PM access is occurring, the processor will
halt and the memory access will not be completed. PMACK must be
asserted for at least one cycle when PMTS is de-asserted to allow any
pending memory access to complete properly. PMTS should only be
asserted (low) during an active memory access cycle.
DMA
31-0
O
Data Memory Address. The TSC21020F outputs an address in data
memory on these pins.
DMD
39-0
I/O
Data Memory Data. The TSC21020F inputs and outputs data on these
pins. 32-bit fixed-point data and 32-bit single-precision floating-point
data is transferred over bits 39-8 of the DMD bus.
DMS
3-0
O
Data Memory Select lines. These pins are asserted as chip selects for
the corresponding banks of data memory. Memory banks must be
defined in the memory control registers. These pins are decoded data
memory address lines and provide an early indication of a possible bus
cycle.
相关PDF资料
PDF描述
TSC21020F-20SBSL2 IC CYCLONE III FPGA 40K 484 UBGA
TSC21020F-20SBSL3 IC CYCLONE III FPGA 55K 484FBGA
TSC21020F-20MA-E IC CYCLONE III FPGA 16K 484FBGA
TSC21020F-20MAP833 IC CYCLONE III FPGA 16K 484FBGA
TSC21020F-20MASB IC CYCLONE III FPGA 16K 484FBGA
相关代理商/技术参数
参数描述
TSC21020F-20SBSL2 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC
TSC21020F-20SBSL3 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC
TSC2102BIDA 制造商:Rochester Electronics LLC 功能描述:- Bulk
TSC2102BIDAR 制造商:Rochester Electronics LLC 功能描述:- Bulk
TSC2102IDA 功能描述:触摸屏转换器和控制器 Prog 4-wire w/Stereo DAC Hdphn Amp & PLL RoHS:否 制造商:Microchip Technology 类型:Resistive Touch Controllers 输入类型:3 Key 数据速率:140 SPS 分辨率:10 bit 接口类型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 电源电压:2.5 V to 5.25 V 电源电流:17 mA 工作温度:- 40 C to + 85 C 封装 / 箱体:SSOP-20