![](http://datasheet.mmic.net.cn/130000/TVP5160PNP_datasheet_5023431/TVP5160PNP_3.png)
SLES135E
– FEBRUARY 2005 – REVISED APRIL 2011
3
Internal Control Registers
................................................................................................... 38 3.1
Register Definitions
........................................................................................................
433.2
VBUS Register Definitions
...............................................................................................
884
Typical Application Circuit
.................................................................................................. 95 4.1
Typical Application Circuit
................................................................................................
955
Typical Register Programming Sequence
............................................................................. 96 6
Electrical Specifications
..................................................................................................... 97 6.1
Absolute Maximum Ratings
..............................................................................................
976.2
Recommended Operating Conditions
..................................................................................
976.3
Crystal Specifications
.....................................................................................................
986.4
DC Electrical Characteristics
.............................................................................................
986.5
Analog Processing and A/D Converters
................................................................................
996.6
Data Clock, Video Data, Sync Timing
..................................................................................
996.7
I
2C Host Port Timing
.....................................................................................................
1006.8
SDRAM Timing
...........................................................................................................
1016.9
Example SDRAM Timing Alignment
...................................................................................
1026.10
Memories Tested
.........................................................................................................
1036.11
Thermal Specification
...................................................................................................
1037
Designing With PowerPAD
............................................................................................. 104 8
Revision History
.............................................................................................................. 106 Copyright
2005–2011, Texas Instruments Incorporated
Contents
3