参数资料
型号: UPSD3213B-24U1T
厂商: 意法半导体
英文描述: Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
中文描述: 闪存可编程系统设备与8032微控制器核心和64Kbit SRAM的
文件页数: 41/176页
文件大小: 1081K
代理商: UPSD3213B-24U1T
41/176
μ
PSD323X
Table 18. SFR Register
Interrupt Priority Structure
Each interrupt source can be assigned one of two
priority levels. Interrupt priority levels are defined
by the interrupt priority special function register IP
and IPA.
0 = low priority
1 = high priority
A low priority interrupt may be interrupted by a
high priority interrupt level interrupt. A high priority
interrupt routine cannot be interrupted by any oth-
er interrupt source. If two interrupts of different pri-
ority occur simultaneously, the high priority level
request isserviced. If requests of the same priority
are received simultaneously, an internal polling
sequence determines which request is serviced.
Thus, within each priority level, there is a second
priority structure determined by the polling se-
quence.
Interrupts Enable Structure
Each interrupt source can be individually enabled
or disabled by setting or clearing a bit in the inter-
rupt enablespecial function registerIE and IEA.All
interrupt source can also be globally disabled by
clearing Bit EA in IE.
Table 19. Priority Levels
Table 20. Description of the IE Bits
SFR
Addr
Reg
Name
Bit Register Name
ValueComments
7
6
5
4
3
2
1
0
A7
IEA
EDDC
ES2
EI
2
C
EUSB
00
Interrupt
Enable (2nd)
A8
IE
EA
ET2
ES
ET1
EX1
ET0
EX0
00
Interrupt
Enable
B7
IPA
PDDC
PS2
PI
2
C
PUSB
00
Interrupt
Priority (2nd)
B8
IP
PT2
PS
PT1
PX1
PT0
PX0
00
Interrupt
Priority
Source
Priority with Level
Int0
0 (highest)
2nd USART
1
Timer0
2
I C
3
Int1
4
DDC
5
Timer1
6
USB
7
1st USART
8
Timer2+EXF2
9 (lowest)
Bit
Symbol
Function
7
EA
Disable all interrupts:
0: no interrupt with be acknowledged
1: each interrupt source is individually enabled or disabled by setting or clearing its
enable bit
6
Reserved
5
ET2
Enable Timer2 interrupt
4
ES
Enable USART interrupt
3
ET1
Enable Timer1 interrupt
2
EX1
Enable external interrupt (Int1)
1
ET0
Enable Timer0 interrupt
0
EX0
Enable external interrupt (Int0)
相关PDF资料
PDF描述
UPSD3213B-40T1T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3213B-40T6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3213B-40U1T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3213BV-40U6T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3214A-40U1T Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
相关代理商/技术参数
参数描述
UPSD3213B-24U6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3213B-24U6T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3213B-40T1 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core
UPSD3213B-40T1T 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
UPSD3213B-40T6 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Device with 8032 Microcontroller Core