- 您现在的位置：买卖IC网 > PDF目录202172 > V58C2256324SAH-36 (PROMOS TECHNOLOGIES INC) 8M X 32 DDR DRAM, 0.55 ns, PBGA144 PDF资料下载
参数资料
| 型号： | V58C2256324SAH-36 |
| 厂商： | PROMOS TECHNOLOGIES INC |
| 元件分类： | DRAM |
| 英文描述： | 8M X 32 DDR DRAM, 0.55 ns, PBGA144 |
| 封装： | ROHS COMPLIANT, BGA-144 |
| 文件页数： | 14/37页 |
| 文件大小： | 370K |
| 代理商： | V58C2256324SAH-36 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
21
V58C2256324SA Rev. 1.4 August 2007
ProMOS TECHNOLOGIES
V58C2256324SA
Write with Autoprecharge (WRITEA)
If A8 is high when a Write command is issued, the Write with Auto-Precharge function is performed. The internal precharge begins after
the write recovery time tWR and tRAS(min) are satisfied.
If a Write with Auto Precharge command is initiated, the DDR SDRAM automatically enters the precharge operation at the first rising
edge of CLK after the last valid edge of DQS (completion of the burst) plus the write recovery time tWR. Once the precharge operation
has started, the bank cannot be reactivated and the new command can not be asserted until the Precharge time (tRP) has been satisfied.
If tRAS(min) has not been satisfied yet, an internal interlock will delay the precharge operation until it is satisfied.
Write Burst with Auto Precharge
Note: tWR starts at the first rising edge of clock after the last valid edge of the 4 DQSx.
Table
Concurrent Write Auto Precharge Support
When Write with Auto Precharge is asserted, new commands can be asserted at T3.. T8 as shown in Table .
An Interrupt of a running WRITE burst with Auto Precharge i.e. at T3 to the same bank with another WRITE+AP command is allowed
as long as the burst is running, it will extend the begin of the internal Precharge operation to the last WRITE+AP command.
Interrupts of a running WRITE burst with Auto Precharge i.e. at T3 are not allowed when doing concurrent WRITE s to another active
bank. Consecutive WRITE or WRITE+AP bursts (T4.. T7) to other open banks are possible. ACTIVATE or PRECHARGE commands to
another bank are always possible while a WRITE with Auto Precharge operation is in progress.
Asserted
Command
For same Bank
For different Bank
T3
T4
T5
T6
T7
T8
T3
T4
T5
T6
T7
WRITE
NONONONONO
NO
YES
WRITE+AP
YES
NO
YES
READ
NO
YES
READ+AP
NONONONONO
NO
NONONO
NO
YES
ACTIVATE
NO
YES
PRECHARGE
NONONONONO
NO
YES
WRITE A
+ AP
CLK
BANK A
ACTIVATE
Command
NOP
Burst length = 4
DQSx
DQx
D-in
0
D-in
1
D-in
2
D-in
3
Begin of
Auto Precharge
BL / 2
NOP
T0
T1
T2
T3
T4
T5
T6
T7
T8
t RAS(min)
t RP
t WR
相关PDF资料 |
PDF描述 |
|---|---|
| V58C2256404SBJ5 | 64M X 4 DDR DRAM, 0.65 ns, PBGA60 |
| V58C2256164SBLJ5B | 16M X 16 DDR DRAM, 0.65 ns, PBGA60 |
| V58C2256404SCLS7I | 64M X 4 DDR DRAM, 0.75 ns, PBGA60 |
| V58C2256404SHUT6E | 64M X 4 DDR DRAM, PDSO66 |
| V58C2256804SHLJ5E | 32M X 8 DDR DRAM, PBGA60 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V58C2256404S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM |
| V58C2256804S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM |
| V58C2256804SAT-5 | 制造商:Mosel Vitelic Corporation 功能描述:SDRAM, DDR, 32M x 8, 66 Pin, Plastic, TSSOP |
| V58C265164S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:64 Mbit DDR SDRAM 2.5 VOLT 4M X 16 |
| V58C265404S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 16M X 4 DDR SDRAM 4 BANKS X 4Mbit X 4 |
发布紧急采购，3分钟左右您将得到回复。