参数资料
型号: W25Q16CVZPAG
厂商: WINBOND ELECTRONICS CORP
元件分类: PROM
英文描述: 16M X 1 SPI BUS SERIAL EEPROM, PDSO8
封装: 6 X 5 MM, GREEN, WSON-8
文件页数: 36/79页
文件大小: 1131K
代理商: W25Q16CVZPAG
W25Q16CV
Publication Release Date: April 01, 2011
- 41 -
Revision C
7.2.21 Page Program (02h)
The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at
previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device
will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated by
driving the /CS pin low then shifting the instruction code “02h” followed by a 24-bit address (A23-A0) and
at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction
while data is being sent to the device. The Page Program instruction sequence is shown in Figure 19.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits)
should be set to 0. If the last address byte is not zero, and the number of clocks exceed the remaining
page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 bytes (a
partial page) can be programmed without having any effect on other bytes within the same page. One
condition to perform a partial page program is that the number of clocks can not exceed the remaining
page length. If more than 256 bytes are sent to the device the addressing will wrap to the beginning of the
page and overwrite previously sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last byte
has been latched. If this is not done the Page Program instruction will not be executed. After /CS is driven
high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC
Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may
still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program
cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions
again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register
is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by
the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits.
/CS
CLK
DI
(IO
0)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (02h)
8
9
10
28
29
30
39
24-Bit Address
23
22
21
3
2
1
*
/CS
CLK
40
DI
(IO
0)
41
42
43
44
45
46
47
Data Byte 2
48
49
50
52
53
54
55
20
72
51
39
7
6
5
4
3
2
1
0
31
0
32
33
34
35
36
37
38
Data Byte 1
7
6
5
4
3
2
1
*
Mode 0
Mode 3
Data Byte 3
20
73
20
74
20
75
20
76
20
77
20
78
20
79
0
Data Byte 256
*
7
6
5
4
3
2
1
0
*
7
= MSB
*
6
5
4
3
2
1
0
*
Figure 19. Page Program Instruction Sequence Diagram
相关PDF资料
PDF描述
WF128K32-150G2LC5 128K X 32 FLASH 5V PROM MODULE, 150 ns, CQFP68
WS128K32L-55G2UCA 128K X 32 MULTI DEVICE SRAM MODULE, 55 ns, CQFP68
WE128K32N-200HSQ 512K X 8 EEPROM 5V MODULE, 200 ns, CHIP66
WF128K32NA-150HC 512K X 8 FLASH 12V PROM MODULE, 150 ns, CHIP66
WS512K32-35HI 2M X 8 MULTI DEVICE SRAM MODULE, 35 ns, CHIP66
相关代理商/技术参数
参数描述
W25Q16CVZPAP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CVZPIG 功能描述:IC SPI FLASH 16MBIT 8WSON RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)
W25Q16CVZPIP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16DVDAIG 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16DVDAIP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI