参数资料
型号: W25Q32BVZEIG
厂商: WINBOND ELECTRONICS CORP
元件分类: PROM
英文描述: 32M X 1 SPI BUS SERIAL EEPROM, PDSO8
封装: 8 X 6 MM, GREEN, WSON-8
文件页数: 39/79页
文件大小: 1090K
代理商: W25Q32BVZEIG
W25Q32BV
- 44 -
DO
(IO
1)
7.2.24 32KB Block Erase (52h)
The Block Erase instruction sets all memory within a specified block (32K-bytes) to the erased state of all
1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “52h” followed a 24-bit block address (A23-A0) (see Figure 2). The Block
Erase instruction sequence is shown in Figure 22.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the
Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase instruction
will commence for a time duration of tBE1 (See AC Characteristics). While the Block Erase cycle is in
progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY
bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the
device is ready to accept other instructions again. After the Block Erase cycle has finished the Write
Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be
executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0)
bits (see Status Register Memory Protection table).
/CS
CLK
DI
(IO
0)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (52h)
8
9
29
30
31
24-Bit Address
23
22
2
1
0
High Impedance
*
Mode 0
Mode 3
= MSB
*
Figure 22. 32KB Block Erase Instruction Sequence Diagram
相关PDF资料
PDF描述
W3EG7264S202AD4MG 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA200
WEDF1M32B-70H1I5A 1M X 32 FLASH 5V PROM MODULE, 70 ns, CPGA66
WE128K32N-125H1M 128K X 32 EEPROM 5V MODULE, 125 ns, CPGA66
W3E32M72S-266SBI 32M X 72 DDR DRAM, 0.75 ns, PBGA208
W3EG6466S202AD4MG 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA200
相关代理商/技术参数
参数描述
W25Q32BVZEIP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q32BVZPAG 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q32BVZPAP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q32BVZPIG 功能描述:IC SPI FLASH 32MBIT 8WSON RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:1,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.173",4.40mm 宽) 供应商设备封装:8-MFP 包装:带卷 (TR)
W25Q32BVZPIP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI