- 您现在的位置：买卖IC网 > PDF目录245698 > W25Q64BVZEIP (WINBOND ELECTRONICS CORP) 8M X 8 SPI BUS SERIAL EEPROM, PDSO8 PDF资料下载
参数资料
| 型号： | W25Q64BVZEIP |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 8M X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| 封装： | 8 X 6 MM, GREEN, WSON-8 |
| 文件页数： | 31/61页 |
| 文件大小： | 1726K |
| 代理商： | W25Q64BVZEIP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
W25Q64BV
Publication Release Date: July 08, 2010
- 37 -
Revision E
11.2.19 64KB Block Erase (D8h)
The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of all
1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase
Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low
and shifting the instruction code “D8h” followed a 24-bit block address (A23-A0) (see Figure 2). The Block
Erase instruction sequence is shown in figure 19.
The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done
the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase
instruction will commence for a time duration of tBE (See AC Characteristics). While the Block Erase cycle
is in progress, the Read Status Register instruction may still be accessed for checking the status of the
BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished
and the device is ready to accept other instructions again. After the Block Erase cycle has finished the
Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be
executed if the addressed page is protected by the Block Protect (SEC, TB, BP2, BP1, and BP0) bits (see
Status Register Memory Protection table).
Figure 19. 64KB Block Erase Instruction Sequence Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| W3DG634V7D2 | 4M X 64 SYNCHRONOUS DRAM MODULE, DMA168 |
| WPF512K8C70TFI5 | 512K X 8 FLASH 5V PROM, 70 ns, PDSO32 |
| WPF512K8C90TRM5 | 512K X 8 FLASH 5V PROM, 90 ns, PDSO32 |
| WS512K32F-35H2C | 2M X 8 MULTI DEVICE SRAM MODULE, 35 ns, CHMA66 |
| WS512K32F-45G2TC | 2M X 8 MULTI DEVICE SRAM MODULE, 45 ns, CQMA68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W25Q64CV | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q64CVDAAG | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q64CVDAAP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q64CVDAIG | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q64CVDAIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
发布紧急采购，3分钟左右您将得到回复。