参数资料
型号: W29GL032CT7B
厂商: WINBOND ELECTRONICS CORP
元件分类: PROM
英文描述: 2M X 16 FLASH 3V PROM, 80 ns, PBGA64
封装: 11 X 13 MM, GREEN, FBGA-64
文件页数: 13/65页
文件大小: 650K
代理商: W29GL032CT7B
W29GL032C
14
7.2.20
Enhanced Variable IO (
EVIO) Control
The Enhanced Variable IO (EVIO) control allows the host system to set the voltage levels that the
device generates and tolerates on all inputs and outputs (address, control, and DQ signals). EVIO
range is 1.65 to VCC.
For example, a EVIO of 1.65-3.6 volts allows for I/O at the 1.8 or 3 volt levels, driving and receiving
signals to and from other 1.8 or 3 V devices on the same data bus.
7.2.21 Hardware Data Protection Options
Hardware Data Protection is the second of the two main sector protections offered by the W29GL032.
7.2.21.1
#WP/ACC Option
By setting the #WP/ACC pin to VIL, the highest or lowest sector (device specific) is protected from all
erase/program operations. If #WP/ACC is set High, the highest and Lowest sector revert back to the
previous protected/unprotected state.
Note: The max input load current can increase, if #WP/ACC pin is at VIH when the device is put into
standby mode.
7.2.21.2
VCC Write Protect
This device will not accept any write instructions when VCC is less that VWPT (VCC Write Protect
Threshold)). This prevents data from inadvertently being altered during power-up, power-down, a
temporary power loss or to the low level of VCC. If VCC is lower that VWPT, the device automatically
resets itself and will ignore write cycles until VCC is greater than VWPT. Once VCC rises above VWPT,
insure that the proper signals are on the control pins to avoid unexpected program or erase operations.
7.2.21.3
Write Pulse “Glitch” Protection
Pulses less than 5ns are viewed as glitches for control signals #CE, #WE, and #OE and will not be
considered for valid write cycles.
7.2.21.4
Power-up Write Inhibit
The device ignores the first instruction on the rising edge of #WE, if upon powering up the device,
#WE and #CE are set at VIL and #OE is set at VIH.
7.2.21.5
Logical Inhibit
A write cycle is ignored when either #CE is at VIH, #WE is at VIH, or #OE is at VIL. A valid write cycle
requires both #CE and #WE are at VIL with #OE at VIH.
7.2.22 Inherent Data Protection
The device built-in mechanism will reset to Read mode during power up to avoid accidental erasure or
programming.
7.2.22.1
Instruction Completion
Invalid instruction sets will result in the memory returning to read mode. Only upon a successful
completion of a valid instruction set will the device begin its erase or program operation..
7.2.22.2
Power-up Sequence
The device is placed in Read mode, during power-up sequence.
7.2.23 Power Supply Decoupling
To reduce noise effects, a 0.1F capacitor is recommended to be connected between VCC and GND.
相关PDF资料
PDF描述
W29GL064CL9B 64M X 1 FLASH 3V PROM, 100 ns, PBGA64
W29GL064CH9T 64M X 1 FLASH 3V PROM, 100 ns, PDSO56
W29L040T-25B 512K X 8 FLASH 3.3V PROM, 250 ns, PDSO32
W29L040-20B 512K X 8 FLASH 3.3V PROM, 200 ns, PDIP32
W3013BCL-TR TELECOM, CELLULAR, RF AND BASEBAND CIRCUIT, PDSO20
相关代理商/技术参数
参数描述
W29GL032CT7S 功能描述:IC FLASH 32MBIT 70NS 48TSOP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)
W29GL064C 制造商:WINBOND 制造商全称:Winbond 功能描述:64M-BIT 3.0-VOLT PARALLEL FLASH MEMORY WITH PAGE MODE
W29GL064CB7A 功能描述:IC FLASH 64MBIT 70NS 48TFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:闪存 存储器类型:闪存 - NAND 存储容量:4G(256M x 16) 速度:- 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:48-TFSOP(0.724",18.40mm 宽) 供应商设备封装:48-TSOP I 包装:Digi-Reel® 其它名称:557-1461-6
W29GL064CB7B 制造商:Winbond Electronics Corp 功能描述:IC FLASH 64MBIT 70NS 64LFBGA
W29GL064CB7S 功能描述:IC FLASH 64MBIT 70NS 48TSOP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)