- 您现在的位置：买卖IC网 > PDF目录300103 > W39V040AQZ (WINBOND ELECTRONICS CORP) 512K X 8 FLASH 3.3V PROM, 11 ns, PDSO32 PDF资料下载
参数资料
| 型号： | W39V040AQZ |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 512K X 8 FLASH 3.3V PROM, 11 ns, PDSO32 |
| 封装： | LEAD FREE, 8 X 14 MM, STSOP-32 |
| 文件页数： | 36/39页 |
| 文件大小： | 440K |
| 代理商： | W39V040AQZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页
W39V040A
- 6 -
6.
FUNCTIONAL DESCRIPTION
6.1
Interface Mode Selection and Description
This device can be operated in two interface modes, one is Programmer interface mode, and the other
is LPC interface mode. The MODE pin of the device provides the control between these two interface
modes. These interface modes need to be configured before power up or return from #RESET. When
MODE pin is set to VDD, the device is in the Programmer mode; while the MODE pin is set to low
position, it is in the LPC mode. In Programmer mode, this device just behaves like traditional flash parts
with 8 data lines. But the row and column address inputs are multiplexed. The row address is mapped
to the higher internal address A[18:11]. And the column address is mapped to the lower internal
address A[10:0]. For LPC mode, It complies with the LPC Interface Specification Revision 1.0.
Through the LAD[3:0] and #LFRAM to communicate with the system chipset .
6.2
Read (Write) Mode
In Programmer interface mode, the read(write) operation of the W39V040A is controlled by #OE (#WE).
The #OE (#WE) is held low for the host to obtain(write) data from(to) the outputs(inputs). #OE is the
output control and is used to gate data from the output pins. The data bus is in high impedance state
when #OE is high. As in the LPC interface the "bit 1 of CYCLE TYPE+DIR" determines mode, the read
or write.
Refer to the timing waveforms for further details.
6.3
Reset Operation
The #RESET input pin can be used in some application. When #RESET pin is at high state, the device
is in normal operation mode.
When #RESET pin is at low state, it will halt the device and all outputs
will be at high impedance state. As the high state re-asserted to the #RESET pin, the device will return
to read or standby mode, it depends on the control signals.
6.4
Boot Block Operation and Hardware Protection at Initial - #TBL and #WP
There are two alternatives to set the boot block. Either 16K-byte or 64K-byte in the top location of this
device can be locked as boot block, which can be used to store boot codes. It is located in the last
16K/64K bytes of the memory with the address range from 7C000(hex)/70000(hex) to 7FFFF(hex).
See Command Codes for Boot Block Lockout Enable for the specific code. Once this feature is set the
data for the designated block cannot be erased or programmed (programming lockout), other memory
locations can be changed by the regular programming method.
Besides the software method, there is a hardware method to protect the top boot block and other
sectors. Before power on programmer, tie the #TBL pin to low state and then the top boot block will not
be programmed/erased. If #WP pin is tied to low state before power on, the other sectors will not be
programmed/erased.
In order to detect whether the boot block feature is set on or not, users can perform software command
sequence: enter the product identification mode (see Command Codes for Identification/Boot Block
Lockout Detection for specific code), and then read from address 7FFF2(hex). If the DQ0/DQ1 output
data is "1," the 64Kbytes/16Kbytes boot block programming lockout feature will be activated; if the
DQ0/DQ1 output data is "0," the lockout feature will be inactivated and the boot block can be
erased/programmed. But the hardware protection will override the software lock setting, i.e., while the
#TBL pin is trapped at low state, the top boot block cannot be programmed/erased whether the output
data, DQ0/DQ1 at the address 7FFF2, is "0" or "1". The #TBL will lock the whole 64Kbytes top boot
block, it will not partially lock the 16Kbytes boot block. You can check the DQ2/DQ3 at the address
7FFF2 to see whether the #TBL/#WP pin is in low or high state. If the DQ2 is "0", it means the #TBL pin
is tied to high state. In such condition, whether boot block can be programmed/erased or not will
相关PDF资料 |
PDF描述 |
|---|---|
| W3DG728V7D2 | 8M X 72 SYNCHRONOUS DRAM MODULE, DMA168 |
| W49F002AP-12 | 256K X 8 FLASH 5V PROM, 120 ns, PQCC32 |
| W78E365 | 8-BIT MICROCONTROLLER |
| W9425G6EB-6I | 16M X 16 DDR DRAM, 0.7 ns, PBGA60 |
| W965L6ABN80I | 2M X 16 PSEUDO STATIC RAM, 75 ns, PBGA48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W39V040B | 制造商:WINBOND 制造商全称:Winbond 功能描述:W39V040B |
| W39V040B_07 | 制造商:WINBOND 制造商全称:Winbond 功能描述:512K × 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040BP | 制造商:WINBOND 制造商全称:Winbond 功能描述:W39V040B |
| W39V040BPZ | 制造商:WINBOND 制造商全称:Winbond 功能描述:W39V040B |
| W39V040BQ | 制造商:WINBOND 制造商全称:Winbond 功能描述:W39V040B |
发布紧急采购，3分钟左右您将得到回复。