- 您现在的位置：买卖IC网 > PDF目录300103 > W39V040AQZ (WINBOND ELECTRONICS CORP) 512K X 8 FLASH 3.3V PROM, 11 ns, PDSO32 PDF资料下载
参数资料
| 型号： | W39V040AQZ |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 512K X 8 FLASH 3.3V PROM, 11 ns, PDSO32 |
| 封装： | LEAD FREE, 8 X 14 MM, STSOP-32 |
| 文件页数： | 37/39页 |
| 文件大小： | 440K |
| 代理商： | W39V040AQZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页
W39V040A
Publication Release Date: June 21, 2005
- 7 -
Revision A6
depend on software setting. On the other hand, if the DQ2 is "1", it means the #TBL pin is tied to low
state, then boot block is locked no matter how the software is set. Like the DQ2, the DQ3 inversely
mirrors the #WP state. If the DQ3 is "0", it means the #WP pin is in high state, then all the sectors
except the boot block can be programmed/erased. On the other hand, if the DQ3 is "1", then all the
sectors except the boot block are programmed/erased inhibited.
To return to normal operation, perform a three-byte command sequence (or an alternate single-byte
command) to exit the identification mode. For the specific code, see Command Codes for
Identification/Boot Block Lockout Detection.
6.5
Chip Erase Operation
The chip-erase mode can be initiated by a six-byte command sequence. After the command loading
cycle, the device enters the internal chip erase mode, which is automatically timed and will be
completed within fast 100 mS (max). The host system is not required to provide any control or timing
during this operation. If the boot block programming lockout is activated, only the data in the other
memory sectors will be erased to FF(hex) while the data in the boot block will not be erased (remains
as the same state before the chip erase operation). The entire memory array will be erased to FF(hex)
by the chip erase operation if the “boot block programming lockout feature” is not activated. The device
will automatically return to normal read mode after the erase operation completed. Data polling and/or
Toggle Bits can be used to detect end of erase cycle.
6.6
Sector/Page Erase Operation
Sector/page erase is a six-bus cycles operation. There are two "unlock" write cycles, followed by writing
the "set-up" command. Two more "unlock" write cycles then follows by the sector/page erase command.
The sector/page address (any address location within the desired sector/page) is latched on the rising
edge of R/C, while the command (30H/50H) is latched on the rising edge of #WE in programmer mode.
Sector/page erase does not require the user to program the device prior to erase. When erasing a
sector/page or sectors/pages the remaining unselected sectors/pages are not affected. The system is
not required to provide any controls or timings during these operations.
The automatic sector/page erase begins after the erase command is completed, right from the rising
edge of the #WE pulse for the last sector/page erase command pulse and terminates when the data on
DQ7, Data Polling, is "1" at which time the device returns to the read mode. Data Polling must be
performed at an address within any of the sectors/pages being erased.
Refer to the Erase Command flow Chart using typical command strings and bus operations.
6.7
Program Operation
The W39V040A is programmed on a byte-by-byte basis. Program operation can only change logical
data "1" to logical data "0." The erase operation, which changed entire data in main memory and/or
boot block from "0" to "1", is needed before programming.
The program operation is initiated by a 4-byte command cycle (see Command Codes for Byte
Programming). The device will internally enter the program operation immediately after the
byte-program command is entered. The internal program timer will automatically time-out (50
μS max. -
TBP) once it is completed and then return to normal read mode. Data polling and/or Toggle Bits can be
used to detect end of program cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| W3DG728V7D2 | 8M X 72 SYNCHRONOUS DRAM MODULE, DMA168 |
| W49F002AP-12 | 256K X 8 FLASH 5V PROM, 120 ns, PQCC32 |
| W78E365 | 8-BIT MICROCONTROLLER |
| W9425G6EB-6I | 16M X 16 DDR DRAM, 0.7 ns, PBGA60 |
| W965L6ABN80I | 2M X 16 PSEUDO STATIC RAM, 75 ns, PBGA48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W39V040B | 制造商:WINBOND 制造商全称:Winbond 功能描述:W39V040B |
| W39V040B_07 | 制造商:WINBOND 制造商全称:Winbond 功能描述:512K × 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040BP | 制造商:WINBOND 制造商全称:Winbond 功能描述:W39V040B |
| W39V040BPZ | 制造商:WINBOND 制造商全称:Winbond 功能描述:W39V040B |
| W39V040BQ | 制造商:WINBOND 制造商全称:Winbond 功能描述:W39V040B |
发布紧急采购，3分钟左右您将得到回复。