
W3E32M72SR-XSBX
4
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
July 2006
Rev. 3
White Electronic Designs Corp. reserves the right to change products or specications without notice.
RESET#
A0-12
BA0-1
CK0#CK#
DQ0
DQ15
CKEB
CKE
DM0
DQML
DM1
DQMH
DQ0
DQ15
IC2
A0-12
BA0-1
CK1#CK#
DQ31
RASB#
WEB#
CASB#
DQ0
DQ15
IC1
CKEB
CKE
DM2
DQML
DM3
DQMH
DQ0
DQ15
IC3
A0-12
BA0-1
CK2#CK#
DQ32
DQ47
CKEB
CKE
DM4
DQML
DM5
DQMH
DQ0
DQ15
IC4
A0-12
BA0-1
CK3#CK#
DQ48
DQ63
CKEB
CKE
DQS6
DQSL
DQS7
DQSH
DQ0
DQ15
IC5
A0-12
BA0-1
CK4#CK#
DQ64
DQ79
CKEB
CKE
DQS8
DQSL
DQS9
DQSH
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
DQ16
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
Y
=
CK4
CK
VREF
CK3
CK
VREF
DQS4
DQSL
DQS5
DQSH
VREF
DQS2
DQSL
DQS3
DQSH
VREF
DQS0
DQSL
DQS1
DQSH
VREF
CK2
CK
CK1
CK
CK0
CK
VREF
DM6
DQML
DM7
DQMH
DM8
DM9
DQML
DQMH
IC6
IC7
CASB#
RASB#
WEB#
CSB#
CKEB
RESET#
RAS#
CAS#
WE#
CS#
CKE
RESET#
A0-12
BA0-1
SSTV16857
RCK
RCK#
CK
CK#
CK
CK#
CSB#
CAS#
WE# RAS#
CS#
CAS#
WE# RAS#
CS#
CAS#
WE# RAS#
CS#
CAS#
WE# RAS#
CS#
CAS#
WE# RAS#
CS#
VREF
FIG. 2 – FUNCTIONAL BLOCK DIAGRAM
applied after VCCQ to avoid device latch-up,
which may cause permanent damage to
the device. VREF can be applied any time
after VCCQ but is expected to be nominally
coincident with VTT. Except for CKE, inputs
are not recognized as valid until after VREF
is applied. CKE is an SSTL_2 input but
will detect an LVCMOS LOW level after
VCC is applied. After CKE passes through
VIH, it will transition to an SSTL_2 signal
and remain as such until power is cycled.
Maintaining an LVCMOS LOW level on CKE
during power-up is required to ensure that
the DQ and DQS outputs will be in the High-
Z state, where they will remain until driven in
normal operation (by a read access). After
all power supply and reference voltages
are stable, and the clock is stable, the DDR
SDRAM requires a 200μs delay prior to
applying an executable command.
Once the 200μs delay has been satised,
a DESELECT or NOP command should
be applied, and CKE should be brought
HIGH. Following the NOP command, a
PRECHARGE ALL command should be
applied. Next a LOAD MODE REGISTER
command should be issued for the extended
mode register (BA1 LOW and BA0 HIGH)
to enable the DLL, followed by another
LOAD MODE REGISTER command to
the mode register (BA0/BA1 both LOW) to
reset the DLL and to program the operating
parameters. Two-hundred clock cycles are
required between the DLL reset and any
READ command. A PRECHARGE ALL
command should then be applied, placing
the device in the all banks idle state.
Once in the idle state, two AUTO REFRESH
cycles must be performed (tRFC must be
satisfied.) Additionally, a LOAD MODE
REGISTER command for the mode register
with the reset DLL bit deactivated (i.e., to
program operating parameters without
resetting the DLL) is required. Following
these requirements, the DDR SDRAM is
ready for normal operation.