- 您现在的位置：买卖IC网 > PDF目录140394 > W3H64M72E-533ESI (WHITE ELECTRONIC DESIGNS CORP) 64M X 72 DDR DRAM, 0.5 ns, PBGA208 PDF资料下载
参数资料
| 型号： | W3H64M72E-533ESI |
| 厂商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分类： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM, 0.5 ns, PBGA208 |
| 封装： | 17 X 23 MM, 1 MM PITCH, PLASTIC, BGA-208 |
| 文件页数： | 4/30页 |
| 文件大小： | 999K |
| 代理商： | W3H64M72E-533ESI |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
W3H64M72E-XSBX
12
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
December 2006
Rev. 2
ADVANCED*
White Electronic Designs Corp. reserves the right to change products or specications without notice.
EXTENDED MODE REGISTER (EMR)
The extended mode register controls functions beyond
those controlled by the mode register; these additional
functions are DLL enable/disable, output drive strength,
on die termination (ODT) (RTT), posted AL, off-chip driver
impedance calibration (OCD), DQS# enable/disable,
RDQS/RDQS# enable/disable, and output disable/enable.
These functions are controlled via the bits shown in
Figure 7. The EMR is programmed via the LOAD MODE
(LM) command and will retain the stored information
until it is programmed again or the device loses power.
Reprogramming the EMR will not alter the contents of the
memory array, provided it is performed correctly.
The EMR must be loaded when all banks are idle and
no bursts are in progress, and the controller must wait
the specied time tMRD before initiating any subsequent
operation. Violating either of these requirements could
result in unspecied operation.
FIGURE 7 – EXTENDED MODE REGISTER DEFINITION
DLL
Posted CAS#
out
A9
A7 A6 A5 A4 A3
A8
A2
A1 A0
Extended Mode
Register (Ex)
Address Bus
97
6
5
4
3
82
1
0
A10
A12
A11
BA0
BA1
10
11
12
13
02
14
Poste d CA S# A dditive Laten cy (AL)
0
1
2
3
4
Reserved
E3
0
1
0
1
0
1
0
1
E4
0
1
0
1
E5
0
1
0
1
DLL Ena ble
Enable (Normal)
Disable (Test/Debug)
E0
15
0
1
RDQ S Ena ble
No
Yes
E11
OCD Program
A13
ODS
RTT
DQS#
0
1
DQ S# Ena ble
Enable
Disable
E10
RDQS
Rtt (nominal)
RTT disabled
75
150
50
E2
0
1
0
1
E6
0
1
0
1
Outputs
Enabled
Disabled
E12
0
1
0
1
Mo de Regi ster Set
Mode register set (MRS)
Extended mode register (EMRS)
Extended mode register (EMRS2)
Extended mode register (EMRS3)
E15
0
0
1
E14
MRS
OCD Operation
OCD not supported 1
Reserved
OCD default state
1
E7
0
1
0
1
E8
0
1
0
1
E9
0
1
0
1
Output Drive Strength
E1
Full strength (18
target)
Reduced strength (40
target)
RTT
E16
0
0
BA2
16
Note: 1. During initialization, all three bits must be set to "1" for OCD default state,
then must be set to "0" before initialization is nished, as detailed in the
initialization procedure.
2.. E13 (A13) is not used on this device.
相关PDF资料 |
PDF描述 |
|---|---|
| WS128K32V-35HC | 512K X 8 MULTI DEVICE SRAM MODULE, 35 ns, HIP66 |
| WS128K32V-55HQ | 512K X 8 MULTI DEVICE SRAM MODULE, 55 ns, HIP66 |
| WS128K32V-55HS | 512K X 8 MULTI DEVICE SRAM MODULE, 55 ns, HIP66 |
| WMF256K8-70FEC5 | 256K X 8 FLASH 5V PROM, 70 ns, CDFP32 |
| WPF2M32V-90PSC5T | 2M X 32 FLASH 5V PROM MODULE, 90 ns, PSMA80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W3H64M72E-533ESM | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-533SB | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-533SBC | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 533MHZ, 208PBGA COMMERICAL TEMP. - Bulk |
| W3H64M72E-533SBI | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 533MHZ, 208PBGA INDUSTRIAL TEMP. - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY |
| W3H64M72E-533SBM | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 533MHZ, 208PBGA MIL-TEMP. - Bulk |
发布紧急采购，3分钟左右您将得到回复。