- 您现在的位置：买卖IC网 > PDF目录140394 > W3H64M72E-533ESI (WHITE ELECTRONIC DESIGNS CORP) 64M X 72 DDR DRAM, 0.5 ns, PBGA208 PDF资料下载
参数资料
| 型号： | W3H64M72E-533ESI |
| 厂商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分类： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM, 0.5 ns, PBGA208 |
| 封装： | 17 X 23 MM, 1 MM PITCH, PLASTIC, BGA-208 |
| 文件页数： | 8/30页 |
| 文件大小： | 999K |
| 代理商： | W3H64M72E-533ESI |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
W3H64M72E-XSBX
16
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
December 2006
Rev. 2
ADVANCED*
White Electronic Designs Corp. reserves the right to change products or specications without notice.
TABLE 3 – TRUTH TABLE - DDR2 COMMANDS
Notes 1, 5, and 6 apply to all
Function
CKE
CS#
RAS#
CAS#
WE#
BA2
BA1
BA0
A12
A11
A10
A9-A0
Notes
Previous
Cycle
Current
Cycle
LOAD MODE
H
LLLL
BA
OP Code
2
REFRESH
H
L
H
XXXX
SELF-REFRESH Entry
H
L
H
XXXX
SELF-REFRESH Exit
LH
H
XXX
XXXX
7
L
HHH
Single bank precharge
HH
L
H
L
X
L
X
2
All banks PRECHARGE
HH
L
H
L
X
H
X
Bank activate
H
L
H
L
BA
Row Address
WRITE
HH
L
H
L
BA
Column
Address
L
Column
Address
2, 3
WRITE with auto precharge
HH
L
H
L
BA
Column
Address
H
Column
Address
2, 3
READ
H
LH
BA
Column
Address
L
Column
Address
2, 3
READ with auto precharge
H
LH
BA
Column
Address
H
Column
Address
2, 3
NO OPERATION
H
X
L
H
XXXX
Device DESELECT
H
X
H
XXXXXXX
POWER-DOWN entry
HL
H
XXX
XXXX
4
L
HHH
POWER-DOWN exit
LH
H
XXX
XXXX
4
L
HHH
Note: 1. All DDR2 SDRAM commands are dened by states of CS#, RAS#, CAS#, WE#, and CKE at the rising edge of the clock.
2. Bank addresses (BA) BA0–BA2 determine which bank is to be operated upon. BA during a LM command selects which mode register is programmed.
3. 3. Burst reads or writes at BL = 4 cannot be terminated or interrupted.
4. The power-down mode does not perform any REFRESH operations. The duration of power-down is therefore limited by the refresh requirements outlined in the AC
parametric section.
5. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh. See “On-Die Termination (ODT)” for details.
6. “X” means “H or L” (but a dened logic level).
7. Self refresh exit is asynchronous.
相关PDF资料 |
PDF描述 |
|---|---|
| WS128K32V-35HC | 512K X 8 MULTI DEVICE SRAM MODULE, 35 ns, HIP66 |
| WS128K32V-55HQ | 512K X 8 MULTI DEVICE SRAM MODULE, 55 ns, HIP66 |
| WS128K32V-55HS | 512K X 8 MULTI DEVICE SRAM MODULE, 55 ns, HIP66 |
| WMF256K8-70FEC5 | 256K X 8 FLASH 5V PROM, 70 ns, CDFP32 |
| WPF2M32V-90PSC5T | 2M X 32 FLASH 5V PROM MODULE, 90 ns, PSMA80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W3H64M72E-533ESM | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-533SB | 制造商:WEDC 制造商全称:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-533SBC | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 533MHZ, 208PBGA COMMERICAL TEMP. - Bulk |
| W3H64M72E-533SBI | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 533MHZ, 208PBGA INDUSTRIAL TEMP. - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY |
| W3H64M72E-533SBM | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 533MHZ, 208PBGA MIL-TEMP. - Bulk |
发布紧急采购，3分钟左右您将得到回复。