- 您现在的位置：买卖IC网 > Datasheet目录369 > W9751G6IB-25 (Winbond Electronics)IC DDR2-800 SDRAM 512MB 84-WBGA Datasheet资料下载
参数资料
| 型号： | W9751G6IB-25 |
| 厂商： | Winbond Electronics |
| 文件页数： | 23/86页 |
| 文件大小： | 0K |
| 描述： | IC DDR2-800 SDRAM 512MB 84-WBGA |
| 标准包装： | 210 |
| 格式 - 存储器： | RAM |
| 存储器类型： | DDR2 SDRAM |
| 存储容量： | 512M（32Mx16） |
| 速度： | 2.5ns |
| 接口： | 并联 |
| 电源电压： | 1.7 V ~ 1.9 V |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 84-TFBGA |
| 供应商设备封装： | 84-WBGA（8x12.5） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
W9751G6IB
7.3.10 No-Operation Command
( CS = "L", RAS = "H", CAS = "H", WE = "H", CKE, BA0, BA1, A0 to A12 = Don’t Care)
The No-Operation command simply performs no operation (same command as Device Deselect).
7.3.11 Device Deselect Command
( CS = "H", RAS , CAS , WE , CKE, BA0, BA1, A0 to A12 = Don’t Care)
The Device Deselect command disables the command decoder so that the RAS , CAS , WE and
Address inputs are ignored. This command is similar to the No-Operation command.
7.4
Read and Write access modes
The DDR2 SDRAM provides a fast column access operation. A single Read or Write Command will
initiate a serial read or write operation on successive clock cycles. The boundary of the burst cycle is
strictly restricted to specific segments of the page length.
The 8 Mbit x 16 I/O x 4 Bank chip has a page length of 1024 bits (defined by CA0 to CA9) * . The page
length of 1024 is divided into 256 or 128 uniquely addressable boundary segments depending on
burst length, 256 for 4 bit burst, 128 for 8 bit burst respectively. A 4-bit or 8-bit burst operation will
occur entirely within one of the 256 or 128 groups beginning with the column address supplied to the
device during the Read or Write Command (CA0 to CA9). The second, third and fourth access will
also occur within this group segment. However, the burst order is a function of the starting address,
and the burst sequence.
A new burst access must not interrupt the previous 4 bit burst operation in case of BL = 4 setting.
However, in case of BL = 8 setting, two cases of interrupt by a new burst access are allowed, one
reads interrupted by a read, the other writes interrupted by a write with 4 bit burst boundary
respectively. The minimum CAS to CAS delay is defined by t CCD , and is a minimum of 2 clocks for
read or write cycles.
Note: Page length is a function of I/O organization and column addressing
8M bits × 16 organization (CA0 to CA9); Page Length = 1024 bits
7.4.1
Posted CAS
Posted CAS operation is supported to make command and data bus efficient for sustainable
bandwidths in DDR2 SDRAM. In this operation, the DDR2 SDRAM allows a CAS read or write
command to be issued immediately after the RAS bank activate command (or any time during the
RAS - CAS -delay time, t RCD , period). The command is held for the time of the Additive Latency (AL)
before it is issued inside the device. The Read Latency (RL) is controlled by the sum of AL and the
CAS Latency (CL). Therefore if a user chooses to issue a Read/Write command before the t RCDmin ,
then AL (greater than 0) must be written into the EMR (1). The Write Latency (WL) is always defined
as RL -1 (Read Latency -1) where Read Latency is defined as the sum of Additive Latency plus CAS
Latency (RL = AL + CL). Read or Write operations using AL allow seamless bursts. (Example timing
waveforms refer to 10.11 and 10.12 seamless burst read/write operation diagram in Chapter 10)
7.4.1.1
Examples of posted CAS operation
Examples of a read followed by a write to the same bank where AL = 2 and where AL = 0 are shown
in Figures 14 and 15, respectively.
Publication Release Date: Oct. 23, 2009
- 23 -
Revision A06
相关PDF资料 |
PDF描述 |
|---|---|
| W9751G6KB-25 | IC DDR2 SDRAM 512MBIT 84WBGA |
| W9812G6JH-6I | IC SDRAM 128MBIT 54TSOPII |
| W9816G6IH-6I | IC SDRAM 16MBIT 50TSOPII |
| W9825G6JH-6I | IC SDRAM 256MBIT 54TSOPII |
| W9864G6JH-6I | IC SDRAM 64MBIT 54TSOPII |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9751G6JB | 制造商:WINBOND 制造商全称:Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM |
| W9751G6JB-25 | 制造商:Winbond Electronics Corp 功能描述:512GB DDRII |
| W9751G6JB-3 | 制造商:Winbond Electronics Corp 功能描述:512MB DDRII |
| W9751G6KB | 制造商:WINBOND 制造商全称:Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM |
| W9751G6KB-18 | 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
发布紧急采购，3分钟左右您将得到回复。