参数资料
型号: W986432DH-6
厂商: WINBOND ELECTRONICS CORP
元件分类: DRAM
英文描述: 2M X 32 SYNCHRONOUS DRAM, 5 ns, PDSO86
封装: 0.400 INCH, 0.50 MM PITCH, TSOP2-86
文件页数: 48/48页
文件大小: 1648K
代理商: W986432DH-6
W986432DH
Publication Release Date: July 30, 2002
- 9 -
Revision A5
Addressing Sequence of Sequential Mode
A column access is performed by increasing the address from the column address which is input to the
device. The disturb address is varied by the Burst Length as shown in Table 1.
Table 1. Address Sequence of Sequential Mode
DATA
ACCESS ADDRESS
BURST LENGTH
Data 0
n
BL = 2 (disturb address is A0)
Data 1
n + 1
No address carry from A0 to A1
Data 2
n + 2
BL = 4 (disturb addresses are A0 and A1)
Data 3
n + 3
No address carry from A1 to A2
Data 4
n + 4
Data 5
n + 5
BL = 8 (disturb addresses are A0, A1 and A2)
Data 6
n + 6
No address carry from A2 to A3
Data 7
n + 7
Addressing Sequence of Interleave Mode
A column access is started in the input column address and is performed by inverting the address bit in
the sequence shown in Table 2.
Table 2. Address Sequence of Interleave Mode
DATA
ACCESS ADDRESS
BUST LENGTH
Data 0
A8 A7 A6 A5 A4 A3 A2 A1 A0
BL = 2
Data 1
A8 A7 A6 A5 A4 A3 A2 A1
A0
Data 2
A8 A7 A6 A5 A4 A3 A2
A1
A0
BL = 4
Data 3
A8 A7 A6 A5 A4 A3 A2
A1
A0
Data 4
A8 A7 A6 A5 A4 A3
A2
A1 A0
BL = 8
Data 5
A8 A7 A6 A5 A4 A3
A2
A1
A0
Data 6
A8 A7 A6 A5 A4 A3
A2
A1
A0
Data 7
A8 A7 A6 A5 A4 A3
A2
A1
A0
相关PDF资料
PDF描述
W986432DH-8 2M X 32 SYNCHRONOUS DRAM, 6 ns, PDSO86
W987Z6CBG80 8M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54
WA-1RVX051-A4 SNAP ACTING/LIMIT SWITCH
WA-1RX12-A4 SNAP ACTING/LIMIT SWITCH
WB3M200VD1R800 200 CONTACT(S), MALE, STRAIGHT SINGLE PART CARD EDGE CONN, SURFACE MOUNT, PLUG
相关代理商/技术参数
参数描述
W986432DH-6I 制造商:未知厂家 制造商全称:未知厂家 功能描述:SDRAM|4X512KX32|CMOS|TSSOP|86PIN|PLASTIC
W986432DH-7 制造商:未知厂家 制造商全称:未知厂家 功能描述:SDRAM|4X512KX32|CMOS|TSSOP|86PIN|PLASTIC
W986432DH-7L 制造商:未知厂家 制造商全称:未知厂家 功能描述:SDRAM|4X512KX32|CMOS|TSSOP|86PIN|PLASTIC
W9864G2DH6 制造商:WINBOND 功能描述:New
W9864G2GH 制造商:WINBOND 制造商全称:Winbond 功能描述:512K X 4 BANKS X 32BITS SDRAM