- 您现在的位置：买卖IC网 > PDF目录68560 > W9864G6JH-7 (WINBOND ELECTRONICS CORP) 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PDSO54 PDF资料下载
参数资料
| 型号： | W9864G6JH-7 |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PDSO54 |
| 封装： | 0.400 INCH, ROHS COMPLIANT, TSSOP2-54 |
| 文件页数： | 41/43页 |
| 文件大小： | 662K |
| 代理商： | W9864G6JH-7 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页
W9864G6JH
Publication Release Date: Aug. 31, 2010
- 7 -
Revision A02
7. FUNCTIONAL DESCRIPTION
7.1 Power Up and Initialization
The default power up state of the mode register is unspecified. The following power up and
initialization sequence need to be followed to guarantee the device being preconditioned to each user
specific needs.
During power up, all VDD and VDDQ pins must be ramp up simultaneously to the specified voltage
when the input signals are held in the "NOP" state. The power up voltage must not exceed VDD + 0.3V
on any of the input pins or VDD supplies. After power up, an initial pause of 200 S is required
followed by a precharge of all banks using the precharge command. To prevent data contention on
the DQ bus during power up, it is required that the DQM and CKE pins be held high during the initial
pause period. Once all banks have been precharged, the Mode Register Set Command must be
issued to initialize the Mode Register. An additional eight Auto Refresh cycles (CBR) are also required
before or after programming the Mode Register to ensure proper subsequent operation.
7.2 Programming Mode Register Set command
After initial power up, the Mode Register Set Command must be issued for proper device operation.
All banks must be in a precharged state and CKE must be high at least one cycle before the Mode
Register Set Command can be issued. The Mode Register Set Command is activated by the low
signals of RAS , CAS , CS and WE at the positive edge of the clock. The address input data
during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A
new command may be issued following the mode register set command once a delay equal to tRSC
has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table.
7.3 Bank Activate Command
The Bank Activate command must be applied before any Read or Write operation can be executed.
The operation is similar to RAS activate in EDO DRAM. The delay from when the Bank Activate
command is applied to when the first read or write operation can begin must not be less than the RAS
to CAS delay time (tRCD). Once a bank has been activated it must be precharged before another Bank
Activate command can be issued to the same bank. The minimum time interval between successive
Bank Activate commands to the same bank is determined by the RAS cycle time of the device (tRC).
The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice
versa) is the Bank to Bank delay time (tRRD). The maximum time that each bank can be held active is
specified as tRAS (max.).
7.4 Read and Write Access Modes
After a bank has been activated, a read or write cycle can be followed. This is accomplished by setting
RAS
high and CAS low at the clock rising edge after minimum of tRCD delay. WE pin voltage level
defines whether the access cycle is a read operation ( WE high), or a write operation ( WE low). The
address inputs determine the starting column address. Reading or writing to a different row within an
activated bank requires the bank be precharged and a new Bank Activate command be issued. When
more than one bank is activated, interleaved bank Read or Write operations are possible. By using the
programmed burst length and alternating the access and precharge operations between multiple
banks, seamless data access operation among many different pages can be realized. Read or Write
Commands can also be issued to the same bank or between active banks on every clock cycle.
相关PDF资料 |
PDF描述 |
|---|---|
| W987X6CBN80 | 8M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54 |
| W987X6CBG75 | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54 |
| W987Y6CBG80 | 8M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54 |
| W987Z6CHG75 | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| W989D2CBJX6E | 16M X 32 DDR DRAM, 5.4 ns, PBGA90 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9864G6JH-7S | 制造商:WINBOND 制造商全称:Winbond 功能描述:Self Refresh Current: Standard and Low Power, Sequential and Interleave Burst |
| W9864G6JT | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS SDRAM |
| W9864G6JT-6 | 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 54TFBGA |
| W987D2HB | 制造商:WINBOND 制造商全称:Winbond 功能描述:128Mb Mobile LPSDR |
| W987D2HBGX6E | 制造商:WINBOND 制造商全称:Winbond 功能描述:128Mb Mobile LPSDR |
发布紧急采购，3分钟左右您将得到回复。