- 您现在的位置：买卖IC网 > PDF目录68560 > W9864G6JH-7 (WINBOND ELECTRONICS CORP) 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PDSO54 PDF资料下载
参数资料
| 型号： | W9864G6JH-7 |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PDSO54 |
| 封装： | 0.400 INCH, ROHS COMPLIANT, TSSOP2-54 |
| 文件页数： | 9/43页 |
| 文件大小： | 662K |
| 代理商： | W9864G6JH-7 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
W9864G6JH
Publication Release Date: Aug. 31, 2010
- 17 -
Revision A02
8. These parameters account for the number of clock cycles and depend on the operating frequency
of the clock, as follows the number of clock cycles = specified value of timing/ clock period (count
fractions as whole number)
(1)
tCH is the pulse width of CLK measured from the positive edge to the negative edge referenced to VIH (min.).
tCL is the pulse width of CLK measured from the negative edge to the positive edge referenced to VIL (max.).
(2)A.C Latency Characteristics
CKE to clock disable (CKE Latency)
1
tCK
DQM to output to HI-Z (Read DQM Latency)
2
DQM to output to HI-Z (Write DQM Latency)
0
Write command to input data (Write Data Latency)
0
CS
to Command input ( CS Latency)
0
Precharge to DQ Hi-Z Lead time
CL = 2
2
CL = 3
3
Precharge to Last Valid data out
CL = 2
1
CL = 3
2
Bust Stop Command to DQ Hi-Z Lead time
CL = 2
2
CL = 3
3
Bust Stop Command to Last Valid Data out
CL = 2
1
CL = 3
2
Read with Auto-precharge Command to Active/Ref Command
CL = 2
BL + tRP
tCK + nS
CL = 3
BL + tRP
Write with Auto-precharge Command to Active/Ref Command
CL = 2
(BL+1) + tRP
CL = 3
(BL+1) + tRP
9. Assumed input rise and fall time (tT ) = 1nS.
If tr & tf is longer than 1nS, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]nS should be added to the parameter
( The
tT maximum can’t be more than 10nS for low frequency application. )
10. If clock rising time (tT) is longer than 1nS, (tT/2-0.5)nS should be added to the parameter.
相关PDF资料 |
PDF描述 |
|---|---|
| W987X6CBN80 | 8M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54 |
| W987X6CBG75 | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA54 |
| W987Y6CBG80 | 8M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54 |
| W987Z6CHG75 | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| W989D2CBJX6E | 16M X 32 DDR DRAM, 5.4 ns, PBGA90 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9864G6JH-7S | 制造商:WINBOND 制造商全称:Winbond 功能描述:Self Refresh Current: Standard and Low Power, Sequential and Interleave Burst |
| W9864G6JT | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS SDRAM |
| W9864G6JT-6 | 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 54TFBGA |
| W987D2HB | 制造商:WINBOND 制造商全称:Winbond 功能描述:128Mb Mobile LPSDR |
| W987D2HBGX6E | 制造商:WINBOND 制造商全称:Winbond 功能描述:128Mb Mobile LPSDR |
发布紧急采购，3分钟左右您将得到回复。