参数资料
型号: X1203S8T1
元件分类: XO, clock
英文描述: 0 TIMER(S), REAL TIME CLOCK, PDSO8
封装: PLASTIC, SOIC-8
文件页数: 3/19页
文件大小: 155K
代理商: X1203S8T1
X1203
Characteristics subject to change without notice.
11 of 19
REV 1.2.0 2/13/01
www.xicor.com
Random Read
Random read operation allows the master to access
any memory location in the array. Prior to issuing the
Slave Address Byte with the R/W bit set to one, the
master must rst perform a “dummy” write operation.
The master issues the start condition and the Slave
Address Byte, receives an acknowledge, then issues
the CCR Address Bytes. After acknowledging receipt
of the CCR Address Bytes, the master immediately
issues another start condition and the Slave Address
Byte with the R/W bit set to one. This is followed by an
acknowledge from the device and then by the eight bit
word. The master terminates the read operation by not
responding with an acknowledge and then issuing a
stop condition. Refer to Figure 10 for the address,
acknowledge, and data transfer sequence.
In a similar operation called “Set Current Address,” the
device sets the address if a stop is issued instead of
the second start shown in Figure 11. The X1203 then
goes into standby mode after the stop and all bus
activity will be ignored until a start is detected. This
operation loads the new address into the address
counter. The next Current Address Read operation will
read from the newly loaded address. This operation
could be useful if the master knows the next address it
needs to read, but is not ready for the data.
Figure 10. Random Address Read Sequence
0
Slave
Address
CCR
Address 1
A
C
K
A
C
K
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
S
t
a
r
t
SDA Bus
Signals from
the Slave
Signals from
the Master
A
C
K
CCR
Address 0
1
0
1
0 00 0 0 00 0
1101 1 1 1 1
Sequential Read
Sequential reads can be initiated as either a current
address read or random address read. The rst data
byte is transmitted as with the other modes; however,
the master now responds with an acknowledge, indicat-
ing it requires additional data. The device continues to
output data for each acknowledge received. The master
terminates the read operation by not responding with
an acknowledge and then issuing a stop condition.
The data output is sequential, with the data from
address n followed by the data from address n + 1. The
address counter for read operations increments auto-
matically, allowing the entire register contents to be
serially read during one operation. At the end of the
register space the counter “rolls over” to the rst loca-
tion in the register and the device continues to output
data for each acknowledge received. Refer to Figure
12 for the acknowledge and data transfer sequence.
Figure 11. Sequential Read Sequence
Data (2)
S
t
o
p
Slave
Address
Data (n)
A
C
K
A
C
K
SDA Bus
Signals from
the Slave
Signals from
the Master
1
Data (n-1)
(n is any integer greater than 1)
Data (1)
A
C
K
A
C
K
相关PDF资料
PDF描述
X1228S14I-2.7 1 TIMER(S), REAL TIME CLOCK, PDSO14
X25644S14-1.8T1 SPECIALTY MICROPROCESSOR CIRCUIT, PDSO14
X502 MALE, MULTIWAY RACK AND PANEL CONN, SOLDER
X503 MALE, MULTIWAY RACK AND PANEL CONN, SOLDER
X504 MALE, MULTIWAY RACK AND PANEL CONN, SOLDER
相关代理商/技术参数
参数描述
X1203V8 制造商:Intersil Corporation 功能描述:
X-120-499 制造商:Brady Corporation 功能描述:VIAL SIDE/TOP COMBO-B499 .50X1X.375DIA
X1205 制造商:XICOR 制造商全称:Xicor Inc. 功能描述:Real Time Clock/Calendar
X1205S8 功能描述:IC RTC/CALENDAR 2-WIRE 8-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 实时时钟 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 类型:时钟/日历 特点:警报器,闰年,SRAM 存储容量:- 时间格式:HH:MM:SS(12/24 小时) 数据格式:YY-MM-DD-dd 接口:SPI 电源电压:2 V ~ 5.5 V 电压 - 电源,电池:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN EP 包装:管件
X1205S8I 功能描述:IC RTC/CALENDAR 2-WIRE 8-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 实时时钟 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 类型:时钟/日历 特点:警报器,闰年,SRAM 存储容量:- 时间格式:HH:MM:SS(12/24 小时) 数据格式:YY-MM-DD-dd 接口:SPI 电源电压:2 V ~ 5.5 V 电压 - 电源,电池:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN EP 包装:管件