参数资料
| 型号： | X40626V14T1 |
| 厂商： | Intersil |
| 文件页数： | 6/22页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR CPU DUAL 14-TSSOP |
| 标准包装： | 2,500 |
| 类型： | 多压监控器 |
| 监视电压数目： | 2 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 低有效 |
| 复位超时： | 最小为 100 ms |
| 电压 - 阀值： | 2.93V，4.38V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 14-TSSOP |
| 包装： | 带卷 (TR) |
X40626
Control Register
The Control Register provides the user a mechanism
for changing the Block Lock and Watchdog Timer set-
tings. The Block Lock and Watchdog Timer bits are
nonvolatile and do not change when power is
removed.
BP2, BP1, BP0: Block Protect Bits - (Nonvolatile)
The Block Protect Bits, BP2, BP1 and BP0, determine
which blocks of the array are write protected. A write to
a protected block of memory is ignored. The block pro-
tect bits will prevent write operations to one of eight
segments of the array.
The Control Register is accessed at address FFFFh. It
can only be modified by performing a byte write opera-
Protected Addresses
(Size)
Array Lock
tion directly to the address of the register and only one
data byte is allowed for each register write operation.
0
0
0
None (factory setting)
None
Prior to writing to the Control Register, the WEL and
0
0
1 1800h - 1FFFH (2K bytes )
Upper 1/4 (Q4)
RWEL bits must be set using a two step process, with
0
1
0 1000h - 1FFFH (4K bytes ) Upper 1/2 (Q3,Q4)
the whole sequence requiring 3 steps. See "Writing to
the Control Register" below.
0
1
1
0
1 0000h - 1FFFH (8K bytes)
0 000h - 03FH (64 bytes)
Full Array (All)
First Page (P1)
The user must issue a stop after sending this byte to
the register to initiate the nonvolatile cycle that stores
WD1, WD0, BP2, BP1, and BP0. The X40626 will not
acknowledge any data bytes written after the first byte
1
1
1
0
1
1
1
0
1
000h - 07FH (128 bytes)
000h - 0FFH (256 bytes)
000h - 1FFH (512 bytes)
First 2 pgs (P2)
First 4 pgs (P4)
First 8 Pgs (P8)
is entered.
The state of the Control Register can be read at any
time by performing a random read at address FFFFh.
Only one byte is read by each register read operation.
WD1, WD0: Watchdog Timer Bits
The bits WD1 and WD0 control the period of the
Watchdog Timer. The options are shown below.
The X40626 resets itself after the first byte is read.
The master should supply a stop condition to be con-
sistent with the bus protocol, but a stop is not required
to end this operation.
WD1
0
0
WD0
0
1
Typ. Watchdog Time-out Period
1.4 Seconds
600 milliseconds
7
6
5
4
3
2
1
0
1
0
200 milliseconds
WPEN WD1 WD0 BP1 BP0 RWEL WEL BP2
1
1
Disabled (factory setting)
RWEL: Register Write Enable Latch (Volatile)
The RWEL bit must be set to “1” prior to a write to the
Control Register.
WEL: Write Enable Latch (Volatile)
The WEL bit controls the access to the memory and to
the Register during a write operation. This bit is a vola-
tile latch that powers up in the LOW (disabled) state.
While the WEL bit is LOW, writes to any address,
including any control registers will be ignored (no
acknowledge will be issued after the Data Byte). The
WEL bit is set by writing a “1” to the WEL bit and
zeroes to the other bits of the control register. Once
set, WEL remains set until either it is reset to 0 (by
writing a “0” to the WEL bit and zeroes to the other bits
of the control register) or until the part powers up
again. Writes to the WEL bit do not cause a nonvolatile
write cycle, so the device is ready for the next opera-
tion immediately after the stop condition.
6
Write Protect Enable
These devices have an advanced Block Lock scheme
that protects one of eight blocks of the array when
enabled. It provides hardware write protection through
the use of a WP pin and a nonvolatile Write Protect
Enable (WPEN) bit. Four of the 8 protected blocks
match the original Block Lock segments and this pro-
tection scheme is fully compatible with the current
devices using 2 bits of block lock control (assuming
the BP2 bit is set to 0).
The Write Protect (WP) pin and the Write Protect
Enable (WPEN) bit in the Control Register control the
programmable Hardware Write Protect feature. Hard-
ware Write Protection is enabled when the WP pin and
the WPEN bit are HIGH and disabled when either the
WP pin or the WPEN bit is LOW. When the chip is
Hardware Write Protected, nonvolatile writes as well as
to the block protected sections in the memory array
cannot be written. Only the sections of the memory
array that are not block protected can be written. Note
that since the WPEN bit is write protected, it cannot be
changed back to a LOW state; so write protection is
enabled as long as the WP pin is held HIGH.
FN8119.0
March 28, 2005
相关PDF资料 |
PDF描述 |
|---|---|
| X4165V8I-4.5A | IC SUPERVISOR CPU 16K EE 8-TSSOP |
| X4285V8I-4.5A | IC SUPERVISOR CPU 128K EE 8TSSOP |
| X4325V8I-4.5A | IC SUPERVISOR CPU 32K EE 8-TSSOP |
| X45620V20I-2.7 | IC VOLT MON DUAL SW EEPR 20TSSOP |
| X4645V8I-4.5A | IC SUPERVISOR CPU 64K EE 8-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X4075PSF1 | 制造商:ABB Low Voltage Products and Systems 功能描述:CCT,75VA,460V,SINGLE |
| X40D414 | 制造商:Harris Corporation 功能描述: |
| X40D416 | 制造商:Harris Corporation 功能描述: |
| X40K370 | 制造商:Harris Corporation 功能描述: |
| X40M000000L104 | 制造商:AEL CRYSTALS 功能描述:CRYSTAL 40MHZ HC49/S 制造商:AEL Crystals LTD 功能描述:CRYSTAL, 40MHZ, HC49/S 制造商:AEL CRYSTALS 功能描述:CRYSTAL, 40MHZ, HC49/S; Frequency:40MHz; Frequency Tolerance: 30ppm; Load Capacitance:30pF; Frequency Stability: 50ppm; Operating Temperature Min:-10C; Operating Temperature Max:60C; Crystal Mounting Type:Through Hole; Crystal ;RoHS Compliant: Yes |
发布紧急采购，3分钟左右您将得到回复。