参数资料
| 型号： | X4325V8I-2.7 |
| 厂商： | Intersil |
| 文件页数： | 13/22页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR CPU 32K EE 8-TSSOP |
| 标准包装： | 200 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 复位： | 高有效 |
| 复位超时： | 最小为 100 ms |
| 电压 - 阀值： | 2.62V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 管件 |
X4323, X4325
Serial Read Operations
Read operations are initiated in the same manner as
write operations with the exception that the R/W bit of
the Slave Address Byte is set to one. There are three
basic read operations: Current Address Reads, Ran-
dom Reads, and Sequential Reads.
Current Address Read
Internally the device contains an address counter that
maintains the address of the last word read incre-
mented by one. Therefore, if the last read was to
address n, the next read operation would access data
from address n+1. On power-up, the address of the
address counter is undefined, requiring a read or write
operation for initialization.
Figure 12. Current Address Read Sequence
Upon receipt of the Slave Address Byte with the R/W bit
set to one, the device issues an acknowledge and then
transmits the eight bits of the Data Byte. The master
terminates the read operation when it does not respond
with an acknowledge during the ninth clock and then
issues a stop condition. Refer to Figure 12 for the
address, acknowledge, and data transfer sequence.
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condi-
tion during the ninth cycle or hold SDA HIGH during
the ninth clock cycle and then issue a stop condition.
Signals from
the Master
SDA Bus
Signals from
the Slave
S
t
a
r
t
Slave
Address
1 0 1 0
1
A
C
K
Data
S
t
o
p
Random Read
Random read operation allows the master to access
any memory location in the array. Prior to issuing the
Slave Address Byte with the R/W bit set to one, the
master must first perform a “dummy” write operation.
The master issues the start condition and the Slave
Address Byte, receives an acknowledge, then issues
the Word Address Bytes. After acknowledging receipts
Figure 13. Random Address Read Sequence
of the Word Address Bytes, the master immediately
issues another start condition and the Slave Address
Byte with the R/W bit set to one. This is followed by an
acknowledge from the device and then by the eight bit
word. The master terminates the read operation by not
responding with an acknowledge and then issuing a
stop condition. Refer to Figure 13 for the address,
acknowledge, and data transfer sequence.
Signals from
the Master
S
t
a
r
t
Slave
Address
Word Address
Byte 1
Word Address
Byte 0
S
t
a
r
t
Slave
Address
S
t
o
p
SDA Bus
1 0 1 0
0
1
Signals from
the Slave
A
C
K
A
C
K
A
C
K
A
C
K
Data
13
FN8122.1
May 25, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| RCC31DRAN-S734 | CONN EDGECARD 62POS .100 R/A PCB |
| X4325V8I | IC SUPERVISOR CPU 32K EE 8-TSSOP |
| ECC43DRYI-S734 | CONN EDGECARD 86POS DIP .100 SLD |
| EMC26DREI-S734 | CONN EDGECARD 52POS .100 EYELET |
| GMA18DTKT | CONN EDGECARD 36POS DIP .125 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X4325V8I-4.5A | 功能描述:IC SUPERVISOR CPU 32K EE 8-TSSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:100 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:- 复位:低有效 复位超时:最小为 100 ms 电压 - 阀值:4.38V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:8-TSSOP 包装:管件 |
| X-4328-TT-R | 功能描述:音频指示器及警报器 9VDC 12MA 108DBA 2800HZ RoHS:否 制造商:PUI Audio 产品:Indicators 声压级:85 dB 音调:Continuous 频率:2300 Hz +/- 300 Hz 电压额定值:5 VDC 电流额定值:30 mA 端接类型: 直径:12 mm 安装:Through Hole |
| X433-133.33M | 制造商:CONNOR-WINFIELD 制造商全称:Connor-Winfield Corporation 功能描述:5.0x7.0mm Surface Mount LVCMOS Clock Oscillator Series |
| X4350PSF1 | 制造商:ABB Low Voltage Products and Systems 功能描述:CCT,350VA,460V/120V SINGLE |
| X436 | 制造商:Heyco Products Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。