参数资料
型号: XA3S1200E-4FGG400I
厂商: Xilinx Inc
文件页数: 28/37页
文件大小: 0K
描述: IC FPGA SPARTAN-3E 1200K 400-FBG
标准包装: 60
系列: Spartan®-3E XA
LAB/CLB数: 8672
逻辑元件/单元数: 19512
RAM 位总计: 516096
输入/输出数: 304
门数: 1200000
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 400-BGA
供应商设备封装: 400-FBGA(21x21)
DS635 (v2.0) September 9, 2009
Product Specification
34
R
Byte Peripheral Interface Configuration Timing
Table 42: Timing for BPI Configuration Mode
Symbol
Description
Minimum
Maximum
Units
TCCLK1
Initial CCLK clock period
TCCLKn
CCLK clock period after FPGA loads ConfigRate setting
TMINIT
Setup time on CSI_B, RDWR_B, and M[2:0] mode pins before the rising
edge of INIT_B
50
-ns
TINITM
Hold time on CSI_B, RDWR_B, and M[2:0] mode pins after the rising
edge of INIT_B
0
-ns
TINITADDR Minimum period of initial A[23:0] address cycle;
LDC[2:0] and HDC are asserted and valid
BPI-UP:
(M[2:0]=<0:1:0>)
55
TCCLK1
cycles
BPI-DN:
(M[2:0]=<0:1:1>)
22
TCCO
Address A[23:0] outputs valid after CCLK falling edge
TDCC
Setup time on D[7:0] data inputs before CCLK rising edge
TCCD
Hold time on D[7:0] data inputs after CCLK rising edge
Table 43: Configuration Timing Requirements for Attached Parallel NOR Flash
Symbol
Description
Requirement
Units
TCE
(tELQV)
Parallel NOR Flash PROM chip-select
time
ns
TOE
(tGLQV)
Parallel NOR Flash PROM
output-enable time
ns
TACC
(tAVQV)
Parallel NOR Flash PROM read access
time
ns
TBYTE
(tFLQV,
tFHQV)
For x8/x16 PROMs only: BYTE# to
output valid time(3)
ns
Notes:
1.
These requirements are for successful FPGA configuration in BPI mode, where the FPGA provides the CCLK frequency. The post
configuration timing can be different to support the specific needs of the application loaded into the FPGA and the resulting clock source.
2.
Subtract additional printed circuit board routing delay as required by the application.
3.
The initial BYTE# timing can be extended using an external, appropriately sized pull-down resistor on the FPGA’s LDC2 pin. The resistor
value also depends on whether the FPGA’s HSWAP pin is High or Low.
T
CE
T
INITADDR
T
OE
T
INITADDR
T
ACC
0.5T
CCLKn min
()
T
CCO
T
DCC
PCB
T
BYTE
T
INITADDR
相关PDF资料
PDF描述
93C86BT-E/ST IC EEPROM 16KBIT 1024X16 8-TSSOP
93C86BT-E/MS IC EEPROM 16KBIT 1024X16 8-MSOP
93C86B-E/ST IC EEPROM 16KBIT 1024X16 8-TSSOP
93C86B-E/MS IC EEPROM 16KBIT 1024X16 8-MSOP
XC3SD3400A-4CS484C SPARTAN-3ADSP FPGA 3400K 484CSA
相关代理商/技术参数
参数描述
XA3S1200E-4FGG400Q 功能描述:IC FPGA SPARTAN-3E 1200K 400-FBG RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S1200E-4FTG256I 功能描述:IC FPGA SPARTAN3E 1200K 256FTBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S1200E-4FTG256Q 功能描述:IC FPGA SPARTAN3E 1200K 256FTBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S1400A 制造商:XILINX 制造商全称:XILINX 功能描述:XA Spartan-3A Automotive FPGA Family Data Sheet
XA3S1400A-4FGG484I 功能描述:IC FPGA SPARTAN3A 1400K 484-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3A XA 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5