参数资料
型号: XA3S1200E-4FTG256I
厂商: Xilinx Inc
文件页数: 14/37页
文件大小: 0K
描述: IC FPGA SPARTAN3E 1200K 256FTBGA
标准包装: 90
系列: Spartan®-3E XA
LAB/CLB数: 8672
逻辑元件/单元数: 19512
RAM 位总计: 516096
输入/输出数: 190
门数: 1200000
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 256-LBGA
供应商设备封装: 256-FTBGA
DS635 (v2.0) September 9, 2009
Product Specification
21
R
Table 21: CLB Distributed RAM Switching Characteristics
Symbol
Description
-4
Units
Min
Max
Clock-to-Output Times
TSHCKO
Time from the active edge at the CLK input to data appearing on the
distributed RAM output
-2.35
ns
Setup Times
TDS
Setup time of data at the BX or BY input before the active transition at the
CLK input of the distributed RAM
0.46
-ns
TAS
Setup time of the F/G address inputs before the active transition at the CLK
input of the distributed RAM
0.52
-ns
TWS
Setup time of the write enable input before the active transition at the CLK
input of the distributed RAM
0.40
-ns
Hold Times
TDH
Hold time of the BX, BY data inputs after the active transition at the CLK
input of the distributed RAM
0.15
-ns
TAH, TWH
Hold time of the F/G address inputs or the write enable input after the active
transition at the CLK input of the distributed RAM
0
-ns
Clock Pulse Width
TWPH, TWPL
Minimum High or Low pulse width at CLK input
1.01
-ns
Table 22: CLB Shift Register Switching Characteristics
Symbol
Description
-4
Units
Min
Max
Clock-to-Output Times
TREG
Time from the active edge at the CLK input to data appearing on the shift
register output
-4.16
ns
Setup Times
TSRLDS
Setup time of data at the BX or BY input before the active transition at the
CLK input of the shift register
0.46
-ns
Hold Times
TSRLDH
Hold time of the BX or BY data input after the active transition at the CLK
input of the shift register
0.16
-ns
Clock Pulse Width
TWPH, TWPL
Minimum High or Low pulse width at CLK input
1.01
-ns
相关PDF资料
PDF描述
93LC76A-E/ST IC EEPROM 8KBIT 1024X8 8-TSSOP
93LC76A-E/MS IC EEPROM 8KBIT 1024X8 8-MSOP
93C86BT-E/SN IC EEPROM 16KBIT 1024X16 8-SOIC
XC2V80-5FGG256C IC FPGA VIRTEX-II 80K 256-FBGA
160-000-237R000 DUST COVER FOR D-SUB37 FEMALE
相关代理商/技术参数
参数描述
XA3S1200E-4FTG256Q 功能描述:IC FPGA SPARTAN3E 1200K 256FTBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S1400A 制造商:XILINX 制造商全称:XILINX 功能描述:XA Spartan-3A Automotive FPGA Family Data Sheet
XA3S1400A-4FGG484I 功能描述:IC FPGA SPARTAN3A 1400K 484-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3A XA 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3S1400A-4FGG484Q 功能描述:IC FPGA SPARTAN3A 1400K 484-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3A XA 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3S1500-4FGG456I 功能描述:IC FPGA SPARTAN-3 1.5M 456-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3 XA 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5