参数资料
型号: XA3S250E-4TQG144I
厂商: XILINX INC
元件分类: FPGA
英文描述: FPGA, 612 CLBS, 250000 GATES, 572 MHz, PQFP144
封装: LEAD FREE, TQFP-144
文件页数: 15/37页
文件大小: 717K
代理商: XA3S250E-4TQG144I
DS635 (v2.0) September 9, 2009
Product Specification
22
R
Clock Buffer/Multiplexer Switching Characteristics
18 x 18 Embedded Multiplier Timing
Table 23: Clock Distribution Switching Characteristics
Description
Symbol
Maximum
Units
-4 Speed Grade
Global clock buffer (BUFG, BUFGMUX, BUFGCE) I input to O-output
delay
TGIO
1.46
ns
Global clock multiplexer (BUFGMUX) select S-input setup to I0 and I1
inputs. Same as BUFGCE enable CE-input
TGSI
0.63
ns
Frequency of signals distributed on global buffers (all sides)
FBUFG
311
MHz
Table 24: 18 x 18 Embedded Multiplier Timing
Symbol
Description
-4 Speed Grade
Units
Min
Max
Combinatorial Delay
TMULT
Combinatorial multiplier propagation delay from the A and B inputs to
the P outputs, assuming 18-bit inputs and a 36-bit product (AREG,
BREG, and PREG registers unused)
-4.88(1)
ns
Clock-to-Output Times
TMSCKP_P
Clock-to-output delay from the active transition of the CLK input to valid
data appearing on the P outputs when using the PREG register(2)
-1.10
ns
TMSCKP_A
TMSCKP_B
Clock-to-output delay from the active transition of the CLK input to valid
data appearing on the P outputs when using either the AREG or BREG
register(3)
-4.97
ns
Setup Times
TMSDCK_P
Data setup time at the A or B input before the active transition at the
CLK when using only the PREG output register (AREG, BREG
registers unused)(2)
3.98
-ns
TMSDCK_A
Data setup time at the A input before the active transition at the CLK
when using the AREG input register(3)
0.23
-ns
TMSDCK_B
Data setup time at the B input before the active transition at the CLK
when using the BREG input register(3)
0.39
-ns
Hold Times
TMSCKD_P
Data hold time at the A or B input before the active transition at the CLK
when using only the PREG output register (AREG, BREG registers
unused)(2)
-0.97
TMSCKD_A
Data hold time at the A input before the active transition at the CLK
when using the AREG input register(3)
0.04
TMSCKD_B
Data hold time at the B input before the active transition at the CLK
when using the BREG input register(3)
0.05
相关PDF资料
PDF描述
XD-14596F4-364W SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
XD-14596F4-372Q SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
XD-14596F4-432 SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
XD-14596F4-462L SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
XD-14596F4-504W SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, CDFP36
相关代理商/技术参数
参数描述
XA3S250E-4TQG144Q 功能描述:IC FPGA SPARTAN-3E 250K 144-TQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S250E-4VQG100I 功能描述:IC FPGA SPARTAN-3E 250K 100-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S250E-4VQG100Q 功能描述:IC FPGA SPARTAN-3E 250K 100-VQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S400-4FGG456I 功能描述:IC FPGA SPARTAN-3 400K 456-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3 XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S400-4FGG456Q 功能描述:IC FPGA SPARTAN-3 400K 456-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3 XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)