参数资料
| 型号： | XA3SD3400A-4FGG676I |
| 厂商： | Xilinx Inc |
| 文件页数： | 43/58页 |
| 文件大小： | 0K |
| 描述： | SPARTAN-3ADSP FPGA 3400K 676FBGA |
| 产品培训模块： | Extended Spartan 3A FPGA Family |
| 标准包装： | 40 |
| 系列： | Spartan®-3A DSP XA |
| LAB/CLB数： | 5968 |
| 逻辑元件/单元数： | 53712 |
| RAM 位总计： | 2322432 |
| 输入/输出数： | 469 |
| 门数： | 3400000 |
| 电源电压： | 1.14 V ~ 1.26 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 676-BGA |
| 供应商设备封装： | 676-FBGA（27x27） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
XA Spartan-3A DSP Automotive FPGA Family Data Sheet
DS705 (v2.0) April 18, 2011
Product Specification
48
Configuration and JTAG Timing
General Configuration Power-On/Reconfigure Timing
X-Ref Target - Figure 11
Figure 11: Waveforms for Power-On and the Beginning of Configuration
Table 46: Power-On Timing and the Beginning of Configuration
Symbol
Description
Device
Min
Max
Units
TPOR(2)
The time from the application of VCCINT, VCCAUX, and VCCO
Bank 2 supply voltage ramps (whichever occurs last) to the
rising transition of the INIT_B pin
All
–18
ms
TPROG
The width of the low-going pulse on the PROG_B pin
All
0.5
–s
TPL(2)
The time from the rising edge of the PROG_B pin to the
rising transition on the INIT_B pin
All
–2
ms
TINIT
Minimum Low pulse width on INIT_B output
All
300
–ns
TICCK(3)
The time from the rising edge of the INIT_B pin to the
generation of the configuration clock signal at the CCLK
output pin
All
0.5
4
s
Notes:
1.
The numbers in this table are based on the operating conditions set forth in Table 8. This means power must be applied to all VCCINT, VCCO,
and VCCAUX lines.
2.
Power-on reset and the clearing of configuration memory occurs during this period.
3.
This specification applies only to the SPI and BPI modes.
4.
For details on configuration, see UG332, Spartan-3 Generation Configuration User Guide.
VCCINT
(Supply)
VCCAUX
VCCO Bank 2
PROG_B
(Output)
(Open-Drain)
(Input)
INIT_B
CCLK
DS705_11_041311
1.2V
2.5V
T
ICCK
T
PROG
T
PL
T
POR
1.0V
2.0V
3.3V
or
2.5V
3.3V
or
Notes:
1.
The VCCINT, VCCAUX, and VCCO supplies can be applied in any order.
2.
The Low-going pulse on PROG_B is optional after power-on.
3.
The rising edge of INIT_B samples the voltage levels applied to the mode pins (M0 – M2).
相关PDF资料 |
PDF描述 |
|---|---|
| XA6SLX75T-3FGG484Q | IC FPGA SPARTAN 6 484FGGBGA |
| XA95144XL-15CSG144I | IC CPLD 144MC 117 I/O 144CSBGA |
| XAM1808AZCE4 | IC ARM PROCESSOR 361NFBGA |
| XC1765ESOG8C | IC PROM SERIAL 65K 8-SOIC |
| XC17S200AVQ44I | IC PROM SER 200000 I-TEMP 44VQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| X-A4A-300L | 制造商:Leach International Corporation 功能描述:MID RANGE - Bulk |
| X-A4C-300M | 制造商:Leach International Corporation 功能描述:MID RANGE - Bulk |
| X-A4M-300L | 制造商:Leach International Corporation 功能描述:MID RANGE - Bulk |
| X-A4M-300M | 制造商:Leach International Corporation 功能描述:MID RANGE - Bulk |
| X-A4N | 制造商:Leach International Corporation 功能描述:MID RANGE - Bulk |
发布紧急采购，3分钟左右您将得到回复。