
XA Spartan-3A DSP Automotive FPGA Family Data Sheet
DS705 (v2.0) April 18, 2011
Product Specification
13
Differential I/O Standards
8–8
0.4
VCCO – 0.4
–8
0.4
VCCO – 0.4
HSTL_I_18
8
–8
0.4
VCCO – 0.4
16
0.4
VCCO – 0.4
HSTL_III_18
–8
0.4
VCCO – 0.4
SSTL18_I
6.7
–6.7
VTT – 0.475
VTT + 0.475
13.4
–13.4
VTT – 0.475
VTT + 0.475
SSTL2_I
8.1
–8.1
VTT – 0.61
VTT + 0.61
16.2
–16.2
VTT – 0.80
VTT + 0.80
SSTL3_I
8
–8
VTT – 0.6
VTT + 0.6
SSTL3_II
16
–16
VTT – 0.8
VTT + 0.8
Notes:
1.
The numbers in this table are based on the conditions set forth in
Table 8 and
Table 11.2.
Descriptions of the symbols used in this table are as follows:
IOL – the output current condition under which VOL is tested
IOH – the output current condition under which VOH is tested
VOL – the output voltage that indicates a Low logic level
VOH – the output voltage that indicates a High logic level
VIL – the input voltage that indicates a Low logic level
VIH – the input voltage that indicates a High logic level
VCCO – the supply voltage for output drivers
VREF – the reference voltage for setting the input switching threshold
VTT – the voltage applied to a resistor termination
3.
For the LVCMOS and LVTTL standards: the same VOL and VOH limits apply for both the Fast and Slow slew attributes.
4.
These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the chapter "Using I/O
5.
Tested according to the relevant PCI specifications. For information on PCI IP solutions, see
input-only pins. The PCIX IOSTANDARD is available and has equivalent characteristics, but no PCI-X IP is supported.
6.
Derate by 20% for TJ above 100oC
7.
Derate by 5% for TJ above 100oC
X-Ref Target - Figure 4
Figure 4: Differential Input Voltages
Table 12: DC Characteristics of User I/Os Using Single-Ended Standards (Cont’d)
IOSTANDARD Attribute
Test Conditions
Logic Level Characteristics
IOL
(mA)
IOH
(mA)
VOL
Max (V)
VOH
Min (V)
DS705_04_041111
V
INN
V
INN
V
INP
V
INP
GND level
50%
V
ICM
V
ICM = Input common mode voltage =
V
ID
Internal
Logic
Differential
I/O Pair Pins
N
P
2
V
INP
+ V
INN
V
ID = Differential input voltage =
V
INP
- V
INN