参数资料
| 型号： | XC2S200E-6PQG208C |
| 厂商： | Xilinx Inc |
| 文件页数： | 26/108页 |
| 文件大小： | 0K |
| 描述： | IC SPARTAN-IIE FPGA 200K 208PQFP |
| 标准包装： | 24 |
| 系列： | Spartan®-IIE |
| LAB/CLB数： | 1176 |
| 逻辑元件/单元数： | 5292 |
| RAM 位总计： | 57344 |
| 输入/输出数： | 146 |
| 门数： | 200000 |
| 电源电压： | 1.71 V ~ 1.89 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 208-BFQFP |
| 供应商设备封装： | 208-PQFP（28x28） |
| 其它名称： | 122-1324 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
24
DS077-2 (v3.0) August 9, 2013
Product Specification
Spartan-IIE FPGA Family: Functional Description
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
During start-up, the device performs four operations:
1.
The assertion of DONE. The failure of DONE to go High
may indicate the unsuccessful loading of configuration
data.
2.
The release of the Global Three State (GTS). This
activates all the I/Os to which signals are assigned. The
remaining I/Os stay in a high-impedance state with
internal weak pull-up resistors present.
3.
The release of the Global Set Reset (GSR). This allows
all flip-flops to change state.
4.
The assertion of Global Write Enable (GWE). This
allows all RAMs and flip-flops to change state.
By default, these operations are synchronized to CCLK.
The entire start-up sequence lasts eight cycles, called
C0-C7, after which the loaded design is fully functional. The
four operations can be selected to switch on any CCLK
cycle
C1-C6
through
settings
in
the
Xilinx
Development Software. The default timing for start-up is
shown in the top half of Figure 17; heavy lines show default
settings.
The default Start-up sequence is that one CCLK cycle after
DONE goes High, the global 3-state signal (GTS) is
released. This permits device outputs to turn on as neces-
sary.
One CCLK cycle later, the Global Set/Reset (GSR) and
Global Write Enable (GWE) signals are released. This per-
mits the internal storage elements to begin changing state
in response to the logic and the user clock.
The bottom half of Figure 17 shows another commonly
used
version
of
the
start-up
timing
known
as
Sync-to-DONE. This version makes the GTS, GSR, and
GWE events conditional upon the DONE pin going High.
This timing is important for a daisy chain of multiple FPGAs
in serial mode, since it ensures that all FPGAs go through
start-up together, after all their DONE pins have gone High.
Sync-to-DONE timing is selected by setting the GTS, GSR,
and GWE cycles to a value of DONE in the configuration
options. This causes these signals to transition one clock
cycle after DONE externally transitions High.
The sequence can also be paused at any stage until lock
has been achieved on any or all DLLs.
Serial Modes
There are two serial configuration modes. In Master Serial
mode, the FPGA controls the configuration process by driv-
ing CCLK as an output. In Slave Serial mode, the FPGA
passively receives CCLK as an input from an external agent
(e.g., a microprocessor, CPLD, or second FPGA in master
mode) that is controlling the configuration process. In both
modes, the FPGA is configured by loading one bit per CCLK
cycle. The MSB of each configuration data byte is always
written to the DIN pin first.
See Figure 18 for the sequence for loading data into the
Spartan-IIE FPGA serially. This is an expansion of the
"Load Configuration Data Frames" block in Figure 16,
page 23. Note that CS and WRITE are not normally used
during serial configuration. To ensure successful loading of
the FPGA, do not toggle WRITE with CS Low during serial
configuration.
Figure 17: Start-Up Waveforms
Start-up CLK
Default Cycles
Sync to DONE
01
2
3
4
5
6
7
01
DONE High
23
4
5
6
7
Phase
Start-up CLK
Phase
DONE
GTS
GSR
GWE
DS001_13_090600
DONE
GTS
GSR
GWE
相关PDF资料 |
PDF描述 |
|---|---|
| XC2S200E-6PQ208C | IC FPGA 1.8V 1176 CLB'S 208-PQFP |
| 747275-4 | CONN D-SUB STRAIN RELIEF 9POS |
| XC3S700A-5FTG256C | IC FPGA SPARTAN-3A 256K 256FTBGA |
| XA3S400-4PQG208Q | IC FPGA SPARTAN-3 400K 208-PQFP |
| EEC43DTEF | CONN EDGECARD 86POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XC2S200E-6PQG208I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-IIE FPGA |
| XC2S200E-6TQ144C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-IIE 1.8V FPGA Family |
| XC2S200E-6TQ144I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-IIE 1.8V FPGA Family |
| XC2S200E-6TQG144C | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-IIE FPGA |
| XC2S200E-6TQG144I | 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-IIE FPGA |
发布紧急采购，3分钟左右您将得到回复。