参数资料
型号: XC4VFX100-11FFG1517I
厂商: XILINX INC
元件分类: FPGA
英文描述: FPGA, 10544 CLBS, 1181 MHz, PBGA1517
封装: LEAD FREE, FBGA-1517
文件页数: 5/58页
文件大小: 1863K
代理商: XC4VFX100-11FFG1517I
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
13
Since individual family members are produced at different
times, the migration from one category to another depends
completely on the status of the fabrication process for each
device.
All specifications are always representative of worst-case
supply voltage and junction temperature conditions.
Testing of Switching Characteristics
All devices are 100% functionally tested. Internal timing
parameters are derived from measuring internal test pat-
terns. Listed below are representative values. For more
specific, more precise, and worst-case guaranteed data,
use the values reported by the static timing analyzer (TRCE
in the Xilinx Development System) and back-annotate to the
simulation net list. Unless otherwise noted, values apply to
all Virtex-4 devices.
PowerPC Switching Characteristics
Consult the PowerPC 405 Processor Block Reference Guide for further information.
Table 15: PowerPC 405 Processor Clocks Absolute AC Characteristics
Description
Speed Grade
Units
-12
-11
-10
MinMax
Characteristics when APU Not Used
CPMC405CLOCK frequency(1,4)
0450
0400
0350
MHz
CPMDCRCLK(3)
0450
0400
0350
MHz
CPMFCMCLK(3)
NA
MHz
JTAGC405TCK frequency(2)
0225
0200
0175
MHz
PLBCLK(3)
0450
0400
0350
MHz
BRAMDSOCMCLK(3)
0450
0400
0350
MHz
BRAMISOCMCLK(3)
0450
0400
0350
MHz
Characteristics when APU Used
CPMC405CLOCK frequency(1,4)
0333
0275
0233
MHz
CPMDCRCLK(3)
0333
0275
0233
MHz
CPMFCMCLK(3)
0333
0275
0233
MHz
JTAGC405TCK frequency(2)
0166.5
0137.5
0116.5
MHz
PLBCLK(3)
0333
0275
0233
MHz
BRAMDSOCMCLK(3)
0333
0275
0233
MHz
BRAMISOCMCLK(3)
0333
0275
0233
MHz
Notes:
1.
Worst-case DCM output clock jitter is included in these specifications.
2.
The theoretical maximum frequency of this clock is one-half the CPMC405CLOCK. However, the achievable maximum is system dependent, and will
be much less.
3.
The theoretical maximum frequency of these clocks is equal to the CPMC405CLOCK. Integer clock ratios are required for the CPMC405CLOCK and
BRAMDSOCMCLK, CPMC405CLOCK and BRAMISOCMCLK, CPMC405CLOCK and CPMDCRCLK, CPMC405CLOCK and CPMFCMCLK, and
CPMC405CLOCK and PLBCLK. The integer ratios can be different for each interface. However, the achievable maximum is system dependent.
4.
Maximum operating frequency of CPMC405CLOCK is specified with the input pin TIEC405DISOPERANDFWD connected to a logic 1.
相关PDF资料
PDF描述
XC4VFX100-12FFG1152C FPGA, 10544 CLBS, 1181 MHz, PBGA1152
XC4VFX100-12FFG1517C FPGA, 10544 CLBS, 1181 MHz, PBGA1517
XC5206-3PCG84I FPGA, 196 CLBS, 6000 GATES, 83 MHz, PQCC84
XC5206-3PQG100I FPGA, 196 CLBS, 6000 GATES, 83 MHz, PQFP100
XC5206-3PQG160I FPGA, 196 CLBS, 6000 GATES, 83 MHz, PQFP160
相关代理商/技术参数
参数描述
XC4VFX100-12FF1152C 制造商:Xilinx 功能描述:
XC4VFX100-12FF1517C 制造商:Xilinx 功能描述:
XC4VFX100-12FFG1152C 功能描述:IC FPGA VIRTEX-4FX 100K 1152FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-4 FX 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)
XC4VFX100-12FFG1152CES 制造商:Xilinx 功能描述:
XC4VFX100-12FFG1517C 功能描述:IC FPGA VIRTEX-4FX 100K 1517FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-4 FX 产品变化通告:XC4000(E,L) Discontinuation 01/April/2002 标准包装:24 系列:XC4000E/X LAB/CLB数:100 逻辑元件/单元数:238 RAM 位总计:3200 输入/输出数:80 门数:3000 电源电压:4.5 V ~ 5.5 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:120-BCBGA 供应商设备封装:120-CPGA(34.55x34.55)