参数资料
型号: XC6SLX45T-2FG484I
厂商: Xilinx Inc
文件页数: 84/89页
文件大小: 0K
描述: IC FPGA SPARTAN 6 484FGGBGA
标准包装: 60
系列: Spartan® 6 LXT
LAB/CLB数: 3411
逻辑元件/单元数: 43661
RAM 位总计: 2138112
输入/输出数: 296
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 484-BBGA
供应商设备封装: 484-FBGA
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
85
Revision History
The following table shows the revision history for this document.
Date
Version
Description of Revisions
06/24/09
1.0
Initial Xilinx release.
08/26/09
1.1
Added VFS to Table 1and Table 2. Added RFUSE to Table 2. Added XC6SLX75 and XC6SLX75T to
VBATT and IBATT in Table 1, Table 2, and Table 4. Corrected the quiescent supply current for the
XC6SLX4 in Table 5. Updated Table 11. Removed DVPPIN from Figure 2. Removed FPCIECORE from
Table 24 and added values to FPCIEUSER. Added more networking applications to Table 25. Updated
values for TSUSPENDLOW_AWAKE, TSUSPEND_ENABLE, and TSCP_AWAKE in Table 46. Numerous changes
to Table 47, page 54 including the addition of new values to various specifications, revising the
TSMCKCSO description, and changing the units of TPOR. Also, removed Dynamic Reconfiguration Port
(DRP) for DCM and PLL Before and After DCLK section from Table 47 and updated all the notes. In
Table 52, added to FINMAX, revised FOUTMAX, and removed PLL Maximum Output Frequency for
BUFIO2. Revised values for DCM_DELAY_STEP in Table 54. Updated CLKIN_FREQ_FX values in
01/04/10
1.2
Added -4 speed grade to entire document. Updated speed specification of -4, -3, -2 speed grades to
version 1.03. Added -1L speed grade numbers per speed specification 1.00. Updated TSOL in Table 1.
Added -1L rows for LVCMOS12, LVCMOS15, and LVCMOS18 in Table 9. Revised much of the detail
in GTP Transceiver Specifications in Table 12 through Table 23. Added -2 data to Table 25. Updated
FMAX in Table 44. Updated descriptions for TDNACLKL and TDNACLKH in Table 45 and revised values for
all parameters. Removed TINITADDR from Table 47 and added new data. Updated values in Table 48
through Table 62. Added Table 51 (BUFPLL) and Table 57 (DCM_CLKGEN). Removed
TLOCKMAX note from Table 52. Updated note 3 in Table 53. In Table 79: removed XC6SLX75CSG324
and XC6SLX75TCSG324; added XC6SLX75FG(G)484 and XC6SLX75FG(G)484.
02/22/10
1.3
Production release of XC6SLX16 -2 speed grade devices. The changes to Table 26 and Table 27
includes updating this data sheet to the data in ISE v11.5 software with speed specification v1.06.
Updated maximum of VIN and VTS and note 2 in Table 1. In Table 2, changed VIN, added IIN and note
5, revised notes 1, 6, and 7, and added note 8 to RFUSE. In Table 4, removed previous note 1 and added
data to IRPU, IRPD, and IBATT, changed CIN, added RDT and RIN_TERM, and added note 2 and 3. Updated
VCCO2 in Table 6. Added Table 7 and Table 8. Removed PCI66_3 from Table 9. Updated PCI33_3 and
I2C in Table 9. Updated the description of Table 11. Completely updated Table 25. Updated Table 28
including adding values for PCI33_3. Updated VREF value for HSTL_III_18 in Table 31. Updates
missing VREF values in Table 32. Added Simultaneously Switching Outputs, page 36. Removed TGSRQ
and TRPW from Table 35 and Table 36. Also removed TDOQ from Table 36. Removed TISDO_DO and
note 1 from Table 37. Removed TOSCCK_S and combinatorial section from Table 38. In Table 39,
removed TIODDO_T and added new tap parameters and note 2. In Table 40, Table 41, and Table 42,
made typographical edits and removed notes. Removed clock CLK section in Table 41. Removed clock
CLK section and TREG_MUX and TREG_M31 in Table 42. Added block RAM FMAX values to Table 43.
Updated values and added note 2 to Table 45. Added values to Table 46 and removed note 1.
Numerous changes to Table 47. Completely updated Table 57. Revised data in Table 62. Removed
note 3 from Table 71. Added values to Table 79. Added data to Table 80 and Table 81.
03/10/10
1.4
Production release of XC6SLX45 -2 speed grade devices, which includes changes to Table 26 and
Table 27 updating this data sheet to the data in ISE v11.5 software with speed specification v1.07.
Fixed RIN_TERM description in Table 4. Added PCI66_3 to Table 7 and replaced note 1. Corrected note
1 and the V, Max for TMDS_33 in Table 8. In Table 10, added note 1 to LVPECL_33 and TMDS_33.
Also updated specifications for TMDS_33. Updated the GTP Transceiver Specifications section
including adding values to Table 16, Table 17, and Table 20 through Table 23. Added PCI66_3 back
into Table 9, Table 28, Table 31, Table 32, and Table 34. Updated note 3 on Table 32. In Table 34,
corrected some typographical errors and fixed SSO limits for bank1/3 in FG(G)484 package. Corrected
TOSCKC_OCE in Table 38. In Table 57, updated CLKFX_FREEZE_VAR and
CLKFX_FREEZE_TEMP_SLOPE and added typical values to TCENTER_LOW_SPREAD and
TCENTER_HIGH_SPREAD. Updated and added values to Table 63 through Table 78, and Table 81. In
Table 79, revised the XC6SLX16-CSG324 and the XC6SLX45-CSG484 and FG(G)484 values.
相关PDF资料
PDF描述
XC6SLX45T-2FGG484I IC FPGA SPARTAN 6 43K 484FGGBGA
25LC080D-E/ST IC SRL EEPROM 1KX8 2.5V 8-TSSOP
25LC080C-E/MS IC SRL EEPROM 1KX8 2.5V 8-MSOP
XC6SLX45T-N3CSG484I IC FPGA SPARTAN-6 484CSBGA
25AA320AXT-I/ST IC EEPROM 32KBIT 10MHZ 8TSSOP
相关代理商/技术参数
参数描述
XC6SLX45T-2FGG484C 功能描述:IC FPGA SPARTAN 6 43K 484FGGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 标准包装:60 系列:XP LAB/CLB数:- 逻辑元件/单元数:10000 RAM 位总计:221184 输入/输出数:244 门数:- 电源电压:1.71 V ~ 3.465 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:388-BBGA 供应商设备封装:388-FPBGA(23x23) 其它名称:220-1241
XC6SLX45T-2FGG484CES9982 制造商:Xilinx 功能描述:
XC6SLX45T-2FGG484I 功能描述:IC FPGA SPARTAN 6 43K 484FGGBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan® 6 LXT 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XC6SLX45T-2FGG676C 制造商:Xilinx 功能描述:
XC6SLX45T-2FGG676I 制造商:Xilinx 功能描述: