参数资料
型号: XR88C681P/40-F
厂商: Exar Corporation
文件页数: 13/101页
文件大小: 0K
描述: IC UART CMOS DUAL 40PDIP
标准包装: 9
特点: *
通道数: 2,DUART
FIFO's: 1 字节,3 字节
电源电压: 4.75 V ~ 5.25 V
带并行端口:
带CMOS:
安装类型: 通孔
封装/外壳: 40-DIP(0.600",15.24mm)
供应商设备封装: 40-PDIP
包装: 管件
其它名称: 1016-1640
XR88C681P/40-F-ND
XR88C681
19
Rev. 2.11
C. INTERRUPT CONTROL BLOCK
The Interrupt Control Block allows the user to apply the
DUART in an “Interrupt Driven” environment.
The
DUART includes an interrupt request output signal
(-INTR), which may be programmed to be asserted upon
the occurrence of any of the following events:
D
Transmit Hold Register A or B Ready
D
Receive Hold Register A or B Ready
D
Receive FIFO A or B Full
D
Start or End of Received Break in Channels A or B
D
End of Counter/Timer Count Reached
D
Change of State on input pins, IP0, IP1, IP2, IP3
The Interrupt Control Block consists of an Interrupt Status
Registers (ISR), an Interrupt Mask Registers (IMR), a
Masked Interrupt Status Registers (MISR) and an
Interrupt Vector Register (IVR).
Table 4 lists these
registers, their address location (within the DUART).
Register
Description
Address Location
(in DUART Address Space)
ISR
IMR
MISR
IVR
Interrupt Status Register
Interrupt Mask Register
Masked Interrupt Status Register
Interrupt Vector Register
0516 (Read Only)
0516 (Write Only)
0216 (Read Only)
0C16
Table 4. Listing and Brief Description of Interrupt System Registers
The role and purpose of each of these registers are
defined here.
C.1 Interrupt Status Registers (ISR)
The contents of the ISR indicates the status of all potential
interrupt conditions. If any bits within these registers are
toggled “high”, then the corresponding condition has or is
occurring. In general, the contents of the ISR will indicate
to the processor, the source or the reason for the Interrupt
Request from the DUART. Therefore, any interrupt
service routine for the DUART should begin by reading
either this register or the MISR (Masked Interrupt Status
Register). The bit-format of the ISR is presented in
Table 5:
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Input Port
Change
Delta Break
B
RXRDY/
FFULLB
TXRDYB
Counter
Ready
Delta Break
A
RXRDY/
FFULLA
TXRDYA
0 = No
1 = Yes
0 = No
1 = Yes
0 = No
1 = Yes
0 = No
1 = Yes
0 = No
1 = Yes
0 = No
1 = Yes
0 = No
1 = Yes
0 = No
1 = Yes
Table 5. ISR Bit Format
The definition of the meaning behind each of these bits is
presented here.
ISR[7]: Input Port Change of State
If this bit is at a logic “1”, then a change of state was
detected at Input Port pins IP0 - IP3. The user would
service this interrupt by reading the IPCR (if ISR[7] = 1).
ISR[7] is cleared when the CPU has read the Input Port
Configuration Register (IPCR). By reading the IPCR, the
user will determine:
D
The individual Input Port pin that changed state
D
The final state of the monitored input ports, following
the Change of State.
For a detailed description of the IPCR, see
Section F.
Please note that in order to enable this Interrupt
Condition, the user must do two things:
1. Write the appropriate data to the lower nibble of the
Auxiliary Control Register, ACR[3:0]. In this step, the
user is specifying which Input Pins should trigger an
“Input Port Change” Interrupt request.
相关PDF资料
PDF描述
MS27472T16B8PA CONN RCPT 8POS WALL MT W/PINS
MS27473E12F8PA CONN PLUG 8POS STRAIGHT W/PINS
VI-JWH-IW-F3 CONVERTER MOD DC/DC 52V 100W
VI-JWH-IW-F2 CONVERTER MOD DC/DC 52V 100W
VI-JWH-IW-F1 CONVERTER MOD DC/DC 52V 100W
相关代理商/技术参数
参数描述
XR88C681XR101524CNN 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
XR88C681XR101524M 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
XR88C681XR101524N 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
XR88C681XR101528CJJ 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
XR88C681XR101528CNN 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC