- 您现在的位置：买卖IC网 > PDF目录11834 > XR88C681P/40-F (Exar Corporation)IC UART CMOS DUAL 40PDIP PDF资料下载
参数资料
| 型号： | XR88C681P/40-F |
| 厂商： | Exar Corporation |
| 文件页数： | 15/101页 |
| 文件大小： | 0K |
| 描述： | IC UART CMOS DUAL 40PDIP |
| 标准包装： | 9 |
| 特点： | * |
| 通道数： | 2，DUART |
| FIFO's： | 1 字节，3 字节 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 带并行端口： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 通孔 |
| 封装/外壳： | 40-DIP（0.600"，15.24mm） |
| 供应商设备封装： | 40-PDIP |
| 包装： | 管件 |
| 其它名称： | 1016-1640 XR88C681P/40-F-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页
XR88C681
20
Rev. 2.11
2. Write a logic “1” to IMR[7].
ISR[6] Delta Break Indicator - Channel B
When this bit is set, it indicates that the Channel B
receiver has detected the beginning or end of a received
break (RB). This bit is cleared (or reset) when the CPU
invokes a channel B “RESET BREAK CHANGE
INTERRUPT” command (see
Table 3).
For more
information into the DUART’s response to a BREAK
condition, please see
Section G.2.
ISR[5] RXRDY/FFULL B - Channel B Receiver Ready
or FIFO Full
The function of this bit is selected by programming
MR1B[6].
If programmed as the Receiver Ready
indicator (RXRDYB), it indicates that at least one
character of data is in RHRB and is ready to be read by the
CPU. This bit is set when a character is transferred from
the receiver shift register to RHRB and is cleared when
the CPU reads the RHRB.
If there are still more
characters in RHRB after the read operation, the bit will be
set again after RHRB is “popped”.
If this bit is programmed as FIFO full indicator (FFULLB),
it is set when a character is transferred from the RSR to
RHRB and the transfer causes RHRB to become full. This
bit is cleared when the CPU reads RHRB; and thereby
“popping” the FIFO, making room for the next character. If
a character is waiting in the RSR because RHRB is full,
this bit will be set again after the read operation, when that
character is loaded into RHRB.
Note:
If this bit is configured to reflect the FFULLB indicator, this
bit will not be set (nor will produce an interrupt request) if
one or two characters are still remaining in RHRB, following
data reception. Hence, it is possible that the last two char-
acters in a string of data (being received) could be lost due
to this phenomenon.
ISR[4] TXRDYB - Channel B Transmitter Ready
This bit is a duplicate of TXRDY B, SRB[2].
This bit, when set, indicates that THRB is empty and is
ready to accept a character from the CPU. The bit is
cleared when the CPU writes a new character to THRB;
and is set again, when that character is transferred to the
TSR. TXRDYB is set when the transmitter is initially
enabled and is cleared when the transmitter is disabled.
Characters loaded into THRB while the transmitter is
disabled will not be transmitted.
ISR[3] Counter Ready
In the TIMER mode, the C/T (Counter/Timer) will set
ISR[3] once each cycle of the resultant square wave
(available at the OP3 pin). ISR[3] will be cleared by
invoking the “STOP COUNTER” command. Bear in mind,
that in the TIMER mode, the “STOP COUNTER”
command will not stop the C/T.
In the COUNTER mode, this bit is set when the counter
reaches the terminal count (000016) and is cleared when
the counter is stopped by a “STOP COUNTER”
command. When the Counter/Timer is in the COUNTER
Mode, the “STOP COUNTER” command will stop the
Counter/Timer.
ISR[2]: Delta Break A - Channel A Change in Break
Assertion of this bit indicates that the channel A receiver
has detected the beginning of or the end of a received
break (RB). This bit is cleared when the CPU invokes a
channel A “RESET BREAK CHANGE INTERRUPT”
command. For more information into the DUART’s
response to a BREAK condition, please see
Section G.2.
ISR[1] RXRDYA/FFULL A - Channel A Receiver
Ready or FIFO Full
The function of this bit is selected by programming
MR1A[6].
If programmed as the Receiver Ready
indicator (RXRDYA), this bit indicates that there is at least
one character of data in RHRA, and is ready to be read by
the CPU. This bit is set when a character is transferred
from the RSR to RHRA and is cleared when the CPU
reads (or “pops”) RHRA. If there are still more characters
in RHRA, following the read operation, the bit will be set
again after RHRA is “popped”.
If this bit is programmed as the FIFO (RHR) full indicator
(FFULLA), it is set when a character is transferred from
the RSR to RHRA and the newly transferred character
causes RHRA to become full. This bit is cleared when the
CPU reads RHRA. If a character is waiting in the RSR
because RHRA is full, this bit will be set again, following
the read operation, when that character is loaded into
RHRA.
Note:
If this bit is configured to reflect the FFULLA indicator, this
bit will not be set (nor will produce an interrupt request) if
相关PDF资料 |
PDF描述 |
|---|---|
| MS27472T16B8PA | CONN RCPT 8POS WALL MT W/PINS |
| MS27473E12F8PA | CONN PLUG 8POS STRAIGHT W/PINS |
| VI-JWH-IW-F3 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F2 | CONVERTER MOD DC/DC 52V 100W |
| VI-JWH-IW-F1 | CONVERTER MOD DC/DC 52V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR88C681XR101524CNN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101524M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101524N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101528CJJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| XR88C681XR101528CNN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
发布紧急采购，3分钟左右您将得到回复。